Home
last modified time | relevance | path

Searched refs:PLL_STAT_REG_b (Results 1 – 3 of 3) sorted by relevance

/hal_silabs-latest/wiseconnect/components/device/silabs/si91x/mcu/drivers/systemlevel/src/
Drsi_pll.c392 while ((pCLK->PLL_STAT_REG_b.SOCPLL_LOCK) != 1) in clk_soc_pll_clk_set()
735 while ((pCLK->PLL_STAT_REG_b.I2SPLL_LOCK) != 1) in clk_i2s_pll_clk_set()
1170 while ((pCLK->PLL_STAT_REG_b.INTFPLL_LOCK) != 1) in clk_intf_pll_clk_set()
1433 while ((pCLK->PLL_STAT_REG_b.QSPI_CLK_SWITCHED) != true) in clk_qspi_clk_config()
1525 while ((pCLK->PLL_STAT_REG_b.QSPI_2_CLK_SWITCHED) != 1) in clk_qspi_2_clk_config()
1620 while ((pCLK->PLL_STAT_REG_b.SSI_MST_SCLK_SWITCHED) != 1) in clk_ssi_mst_clk_config()
1686 while ((pCLK->PLL_STAT_REG_b.SD_MEM_INTF_CLK_SWITCHED) != 1) in clk_sd_mem_clk_config()
1815 while ((pCLK->PLL_STAT_REG_b.PLL_INTF_CLK_SWITCHED) != 1) in clk_ethernet_clk_config()
1971 while ((pCLK->PLL_STAT_REG_b.CT_CLK_SWITCHED) != 1) in clk_ct_clk_config()
2010 while ((pCLK->PLL_STAT_REG_b.I2S_CLK_SWITCHED) != 1) in clk_i2s_clk_config()
[all …]
Drsi_ulpss_clk.c297 if (M4CLK->PLL_STAT_REG_b.I2SPLL_LOCK == 0) { in ulpss_ulp_i2s_clk_config()
582 if (M4CLK->PLL_STAT_REG_b.I2SPLL_LOCK == 0) { in ulpss_aux_clk_config()
/hal_silabs-latest/wiseconnect/components/device/silabs/si91x/mcu/core/chip/inc/
Dsi91x_device.h10969 } PLL_STAT_REG_b; member