Home
last modified time | relevance | path

Searched refs:PLL_500_BYPASS (Results 1 – 2 of 2) sorted by relevance

/hal_silabs-latest/wiseconnect/components/device/silabs/si91x/mcu/drivers/systemlevel/src/
Drsi_pll.c409 SPI_MEM_MAP_PLL(SOC_PLL_500_CTRL_REG1) |= PLL_500_BYPASS; in clk_soc_pll_clk_bypass_enable()
412 SPI_MEM_MAP_PLL(SOC_PLL_500_CTRL_REG1) &= (uint16_t)(~(PLL_500_BYPASS)); in clk_soc_pll_clk_bypass_enable()
516 SPI_MEM_MAP_PLL(I2S_PLL_CTRL_REG1) |= PLL_500_BYPASS; in clk_i2s_pll_clk_bypass_enable()
519 SPI_MEM_MAP_PLL(I2S_PLL_CTRL_REG1) &= (uint16_t)(~(PLL_500_BYPASS)); in clk_i2s_pll_clk_bypass_enable()
661 i2sreg1 |= PLL_500_BYPASS; in clk_set_i2s_pll_freq()
712 i2sreg1 |= PLL_500_BYPASS; in clk_i2s_pll_set_freq_div()
1117 SPI_MEM_MAP_PLL(INTF_PLL_500_CTRL_REG1) |= PLL_500_BYPASS; in clk_intf_pll_clk_bypass_enable()
1120 SPI_MEM_MAP_PLL(INTF_PLL_500_CTRL_REG1) &= (uint16_t)(~(PLL_500_BYPASS)); in clk_intf_pll_clk_bypass_enable()
/hal_silabs-latest/wiseconnect/components/device/silabs/si91x/mcu/drivers/systemlevel/inc/
Drsi_pll.h255 #define PLL_500_BYPASS BIT(2) /* Enables PLL_500_BYPASS */ macro