| /hal_silabs-latest/simplicity_sdk/platform/service/device_manager/devices/ |
| D | sl_device_peripheral_hal_efr32xg22.c | 96 #if defined(FSRCO_BASE) 98 const sl_peripheral_val_t sl_peripheral_val_fsrco = { .base = FSRCO_BASE,
|
| D | sl_device_peripheral_hal_efr32xg21.c | 96 #if defined(FSRCO_BASE) 98 const sl_peripheral_val_t sl_peripheral_val_fsrco = { .base = FSRCO_BASE,
|
| D | sl_device_peripheral_hal_efr32xg27.c | 110 #if defined(FSRCO_BASE) 112 const sl_peripheral_val_t sl_peripheral_val_fsrco = { .base = FSRCO_BASE,
|
| D | sl_device_peripheral_hal_efr32xg29.c | 117 #if defined(FSRCO_BASE) 119 const sl_peripheral_val_t sl_peripheral_val_fsrco = { .base = FSRCO_BASE,
|
| D | sl_device_peripheral_hal_efr32xg24.c | 117 #if defined(FSRCO_BASE) 119 const sl_peripheral_val_t sl_peripheral_val_fsrco = { .base = FSRCO_BASE,
|
| D | sl_device_peripheral_hal_efr32xg23.c | 124 #if defined(FSRCO_BASE) 126 const sl_peripheral_val_t sl_peripheral_val_fsrco = { .base = FSRCO_BASE,
|
| D | sl_device_peripheral_hal_efr32xg28.c | 124 #if defined(FSRCO_BASE) 126 const sl_peripheral_val_t sl_peripheral_val_fsrco = { .base = FSRCO_BASE,
|
| D | sl_device_peripheral_hal_efr32xg25.c | 152 #if defined(FSRCO_BASE) 154 const sl_peripheral_val_t sl_peripheral_val_fsrco = { .base = FSRCO_BASE,
|
| D | sl_device_peripheral_hal_efr32xg26.c | 145 #if defined(FSRCO_BASE) 147 const sl_peripheral_val_t sl_peripheral_val_fsrco = { .base = FSRCO_BASE,
|
| /hal_silabs-latest/simplicity_sdk/platform/Device/SiliconLabs/EFR32MG21/Include/ |
| D | efr32mg21a010f1024im32.h | 576 #define FSRCO_BASE (FSRCO_S_BASE) /* FSRCO base address */ macro 578 #define FSRCO_BASE (FSRCO_NS_BASE) /* FSRCO base address */ macro 862 #define FSRCO ((FSRCO_TypeDef *) FSRCO_BASE) /**< FSRCO base po…
|
| D | efr32mg21a010f512im32.h | 576 #define FSRCO_BASE (FSRCO_S_BASE) /* FSRCO base address */ macro 578 #define FSRCO_BASE (FSRCO_NS_BASE) /* FSRCO base address */ macro 862 #define FSRCO ((FSRCO_TypeDef *) FSRCO_BASE) /**< FSRCO base po…
|
| D | efr32mg21a010f768im32.h | 576 #define FSRCO_BASE (FSRCO_S_BASE) /* FSRCO base address */ macro 578 #define FSRCO_BASE (FSRCO_NS_BASE) /* FSRCO base address */ macro 862 #define FSRCO ((FSRCO_TypeDef *) FSRCO_BASE) /**< FSRCO base po…
|
| D | efr32mg21a020f1024im32.h | 578 #define FSRCO_BASE (FSRCO_S_BASE) /* FSRCO base address */ macro 580 #define FSRCO_BASE (FSRCO_NS_BASE) /* FSRCO base address */ macro 864 #define FSRCO ((FSRCO_TypeDef *) FSRCO_BASE) /**< FSRCO base po…
|
| D | efr32mg21a020f512im32.h | 578 #define FSRCO_BASE (FSRCO_S_BASE) /* FSRCO base address */ macro 580 #define FSRCO_BASE (FSRCO_NS_BASE) /* FSRCO base address */ macro 864 #define FSRCO ((FSRCO_TypeDef *) FSRCO_BASE) /**< FSRCO base po…
|
| D | efr32mg21a020f768im32.h | 578 #define FSRCO_BASE (FSRCO_S_BASE) /* FSRCO base address */ macro 580 #define FSRCO_BASE (FSRCO_NS_BASE) /* FSRCO base address */ macro 864 #define FSRCO ((FSRCO_TypeDef *) FSRCO_BASE) /**< FSRCO base po…
|
| D | efr32mg21b010f1024im32.h | 576 #define FSRCO_BASE (FSRCO_S_BASE) /* FSRCO base address */ macro 578 #define FSRCO_BASE (FSRCO_NS_BASE) /* FSRCO base address */ macro 862 #define FSRCO ((FSRCO_TypeDef *) FSRCO_BASE) /**< FSRCO base po…
|
| D | efr32mg21b010f512im32.h | 576 #define FSRCO_BASE (FSRCO_S_BASE) /* FSRCO base address */ macro 578 #define FSRCO_BASE (FSRCO_NS_BASE) /* FSRCO base address */ macro 862 #define FSRCO ((FSRCO_TypeDef *) FSRCO_BASE) /**< FSRCO base po…
|
| D | efr32mg21b010f768im32.h | 576 #define FSRCO_BASE (FSRCO_S_BASE) /* FSRCO base address */ macro 578 #define FSRCO_BASE (FSRCO_NS_BASE) /* FSRCO base address */ macro 862 #define FSRCO ((FSRCO_TypeDef *) FSRCO_BASE) /**< FSRCO base po…
|
| D | efr32mg21b020f1024im32.h | 578 #define FSRCO_BASE (FSRCO_S_BASE) /* FSRCO base address */ macro 580 #define FSRCO_BASE (FSRCO_NS_BASE) /* FSRCO base address */ macro 864 #define FSRCO ((FSRCO_TypeDef *) FSRCO_BASE) /**< FSRCO base po…
|
| D | efr32mg21b020f512im32.h | 578 #define FSRCO_BASE (FSRCO_S_BASE) /* FSRCO base address */ macro 580 #define FSRCO_BASE (FSRCO_NS_BASE) /* FSRCO base address */ macro 864 #define FSRCO ((FSRCO_TypeDef *) FSRCO_BASE) /**< FSRCO base po…
|
| D | efr32mg21b020f768im32.h | 578 #define FSRCO_BASE (FSRCO_S_BASE) /* FSRCO base address */ macro 580 #define FSRCO_BASE (FSRCO_NS_BASE) /* FSRCO base address */ macro 864 #define FSRCO ((FSRCO_TypeDef *) FSRCO_BASE) /**< FSRCO base po…
|
| D | rm21z000f1024im32.h | 574 #define FSRCO_BASE (FSRCO_S_BASE) /* FSRCO base address */ macro 576 #define FSRCO_BASE (FSRCO_NS_BASE) /* FSRCO base address */ macro 860 #define FSRCO ((FSRCO_TypeDef *) FSRCO_BASE) /**< FSRCO base po…
|
| /hal_silabs-latest/simplicity_sdk/platform/Device/SiliconLabs/EFR32BG22/Include/ |
| D | efr32bg22c224f512gn32.h | 598 #define FSRCO_BASE (FSRCO_S_BASE) /* FSRCO base address */ macro 600 #define FSRCO_BASE (FSRCO_NS_BASE) /* FSRCO base address */ macro 891 #define FSRCO ((FSRCO_TypeDef *) FSRCO_BASE) /**< FSRC…
|
| D | efr32bg22c224f512im32.h | 598 #define FSRCO_BASE (FSRCO_S_BASE) /* FSRCO base address */ macro 600 #define FSRCO_BASE (FSRCO_NS_BASE) /* FSRCO base address */ macro 891 #define FSRCO ((FSRCO_TypeDef *) FSRCO_BASE) /**< FSRC…
|
| D | efr32bg22e224f512im40.h | 612 #define FSRCO_BASE (FSRCO_S_BASE) /* FSRCO base address */ macro 614 #define FSRCO_BASE (FSRCO_NS_BASE) /* FSRCO base address */ macro 905 #define FSRCO ((FSRCO_TypeDef *) FSRCO_BASE) /**< FSRC…
|