Home
last modified time | relevance | path

Searched refs:CLK_CONFIG_REG6_b (Results 1 – 3 of 3) sorted by relevance

/hal_silabs-latest/wiseconnect/components/device/silabs/si91x/mcu/drivers/systemlevel/src/
Drsi_pll.c1483 pCLK->CLK_CONFIG_REG6_b.QSPI_2_CLK_SEL = 0x00; in clk_qspi_2_clk_config()
1493 pCLK->CLK_CONFIG_REG6_b.QSPI_2_CLK_SEL = 0x02; in clk_qspi_2_clk_config()
1502 pCLK->CLK_CONFIG_REG6_b.QSPI_2_CLK_SEL = 0x01; in clk_qspi_2_clk_config()
1511 pCLK->CLK_CONFIG_REG6_b.QSPI_2_CLK_SEL = 0x03; in clk_qspi_2_clk_config()
1529 pCLK->CLK_CONFIG_REG6_b.QSPI_2_CLK_DIV_FAC = (unsigned int)(divFactor & 0x3F); in clk_qspi_2_clk_config()
1534 pCLK->CLK_CONFIG_REG6_b.QSPI_2_CLK_SWALLOW_SEL = 1; in clk_qspi_2_clk_config()
1536 pCLK->CLK_CONFIG_REG6_b.QSPI_2_CLK_SWALLOW_SEL = 0; in clk_qspi_2_clk_config()
1539 pCLK->CLK_CONFIG_REG6_b.QSPI_2_ODD_DIV_SEL = 1; in clk_qspi_2_clk_config()
1541 pCLK->CLK_CONFIG_REG6_b.QSPI_2_ODD_DIV_SEL = 0; in clk_qspi_2_clk_config()
1916 pCLK->CLK_CONFIG_REG6_b.USB_PHY_CLK_DIV_FAC = divFactor; in clk_usb_clk_config()
/hal_silabs-latest/wiseconnect/components/device/silabs/si91x/mcu/drivers/peripheral_drivers/src/
Dclock_update.c430 src_clk_mux = M4CLK->CLK_CONFIG_REG6_b.QSPI_2_CLK_SEL; in RSI_CLK_GetBaseClock()
/hal_silabs-latest/wiseconnect/components/device/silabs/si91x/mcu/core/chip/inc/
Dsi91x_device.h11266 } CLK_CONFIG_REG6_b; member