Home
last modified time | relevance | path

Searched refs:CHENC (Results 1 – 25 of 36) sorted by relevance

12

/hal_silabs-latest/gecko/emlib/src/
Dem_dma.c917 DMA->CHENC = 1 << channel; in DMA_ChannelEnable()
1146 DMA->CHENC = _DMA_CHENC_MASK; in DMA_Reset()
/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32HG/Include/
Defm32hg_dma.h58 __OM uint32_t CHENC; /**< Channel Enable Clear Register */ member
Defm32hg321f32.h260 __OM uint32_t CHENC; /**< Channel Enable Clear Register */ member
Defm32hg321f64.h260 __OM uint32_t CHENC; /**< Channel Enable Clear Register */ member
Defm32hg108f32.h250 __OM uint32_t CHENC; /**< Channel Enable Clear Register */ member
Defm32hg108f64.h250 __OM uint32_t CHENC; /**< Channel Enable Clear Register */ member
Defm32hg308f32.h255 __OM uint32_t CHENC; /**< Channel Enable Clear Register */ member
Defm32hg308f64.h255 __OM uint32_t CHENC; /**< Channel Enable Clear Register */ member
/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32WG/Include/
Defm32wg_dma.h58 __OM uint32_t CHENC; /**< Channel Enable Clear Register */ member
Defm32wg360f128.h303 __OM uint32_t CHENC; /**< Channel Enable Clear Register */ member
Defm32wg360f256.h303 __OM uint32_t CHENC; /**< Channel Enable Clear Register */ member
Defm32wg360f64.h303 __OM uint32_t CHENC; /**< Channel Enable Clear Register */ member
Defm32wg230f128.h292 __OM uint32_t CHENC; /**< Channel Enable Clear Register */ member
Defm32wg230f256.h292 __OM uint32_t CHENC; /**< Channel Enable Clear Register */ member
Defm32wg230f64.h292 __OM uint32_t CHENC; /**< Channel Enable Clear Register */ member
Defm32wg232f128.h292 __OM uint32_t CHENC; /**< Channel Enable Clear Register */ member
Defm32wg232f256.h292 __OM uint32_t CHENC; /**< Channel Enable Clear Register */ member
Defm32wg232f64.h292 __OM uint32_t CHENC; /**< Channel Enable Clear Register */ member
Defm32wg330f128.h297 __OM uint32_t CHENC; /**< Channel Enable Clear Register */ member
Defm32wg330f256.h297 __OM uint32_t CHENC; /**< Channel Enable Clear Register */ member
Defm32wg330f64.h297 __OM uint32_t CHENC; /**< Channel Enable Clear Register */ member
Defm32wg332f128.h297 __OM uint32_t CHENC; /**< Channel Enable Clear Register */ member
Defm32wg332f256.h297 __OM uint32_t CHENC; /**< Channel Enable Clear Register */ member
Defm32wg332f64.h297 __OM uint32_t CHENC; /**< Channel Enable Clear Register */ member
Defm32wg840f128.h295 __OM uint32_t CHENC; /**< Channel Enable Clear Register */ member

12