Home
last modified time | relevance | path

Searched refs:CFG0 (Results 1 – 20 of 20) sorted by relevance

/hal_silabs-latest/gecko/emlib/src/
Dem_eusart.c327 eusart->CFG0 = _EUSART_CFG0_RESETVALUE; in EUSART_Reset()
560 if (eusart->CFG0 & _EUSART_CFG0_SYNC_MASK ) { in EUSART_BaudrateSet()
639 switch (eusart->CFG0 & _EUSART_CFG0_OVS_MASK) { in EUSART_BaudrateSet()
707 if (eusart->CFG0 & _EUSART_CFG0_SYNC_MASK) { in EUSART_BaudrateGet()
716 ovs = (EUSART_OVS_TypeDef)(eusart->CFG0 & _EUSART_CFG0_OVS_MASK); in EUSART_BaudrateGet()
921 eusart->CFG0 = (eusart->CFG0 & ~(_EUSART_CFG0_OVS_MASK in EUSART_AsyncInitCommon()
929 eusart->CFG0 |= EUSART_CFG0_AUTOBAUDEN; in EUSART_AsyncInitCommon()
933 eusart->CFG0 = (eusart->CFG0 & ~(_EUSART_CFG0_ERRSDMA_MASK | _EUSART_CFG0_AUTOTRI_MASK in EUSART_AsyncInitCommon()
1132 eusart->CFG0 = (eusart->CFG0 & ~(_EUSART_CFG0_SYNC_MASK in EUSART_SyncInitCommon()
1138 …eusart->CFG0 |= (uint32_t)init->advancedSettings->invertIO & (_EUSART_CFG0_RXINV_MASK | _EUSART_CF… in EUSART_SyncInitCommon()
[all …]
Dem_pdm.c90 pdm->CFG0 = ((uint32_t)init->ch3ClkPolarity << _PDM_CFG0_CH3CLKPOL_SHIFT) in PDM_Init()
101 pdm->CFG0 = ((uint32_t)init->ch1ClkPolarity << _PDM_CFG0_CH1CLKPOL_SHIFT) in PDM_Init()
165 pdm->CFG0 = _PDM_CFG0_RESETVALUE; in PDM_Reset()
/hal_silabs-latest/simplicity_sdk/platform/emlib/src/
Dem_eusart.c330 eusart->CFG0 = _EUSART_CFG0_RESETVALUE; in EUSART_Reset()
563 if (eusart->CFG0 & _EUSART_CFG0_SYNC_MASK ) { in EUSART_BaudrateSet()
642 switch (eusart->CFG0 & _EUSART_CFG0_OVS_MASK) { in EUSART_BaudrateSet()
710 if (eusart->CFG0 & _EUSART_CFG0_SYNC_MASK) { in EUSART_BaudrateGet()
719 ovs = (EUSART_OVS_TypeDef)(eusart->CFG0 & _EUSART_CFG0_OVS_MASK); in EUSART_BaudrateGet()
924 eusart->CFG0 = (eusart->CFG0 & ~(_EUSART_CFG0_OVS_MASK in EUSART_AsyncInitCommon()
932 eusart->CFG0 |= EUSART_CFG0_AUTOBAUDEN; in EUSART_AsyncInitCommon()
936 eusart->CFG0 = (eusart->CFG0 & ~(_EUSART_CFG0_ERRSDMA_MASK | _EUSART_CFG0_AUTOTRI_MASK in EUSART_AsyncInitCommon()
1135 eusart->CFG0 = (eusart->CFG0 & ~(_EUSART_CFG0_SYNC_MASK in EUSART_SyncInitCommon()
1141 …eusart->CFG0 |= (uint32_t)init->advancedSettings->invertIO & (_EUSART_CFG0_RXINV_MASK | _EUSART_CF… in EUSART_SyncInitCommon()
[all …]
Dem_pdm.c90 pdm->CFG0 = ((uint32_t)init->ch3ClkPolarity << _PDM_CFG0_CH3CLKPOL_SHIFT) in PDM_Init()
101 pdm->CFG0 = ((uint32_t)init->ch1ClkPolarity << _PDM_CFG0_CH1CLKPOL_SHIFT) in PDM_Init()
165 pdm->CFG0 = _PDM_CFG0_RESETVALUE; in PDM_Reset()
/hal_silabs-latest/simplicity_sdk/platform/Device/SiliconLabs/EFR32MG29/Include/
Defr32mg29_pdm.h51 …__IOM uint32_t CFG0; /**< PDM Core Configuration Register0 … member
Defr32mg29_eusart.h48 …__IOM uint32_t CFG0; /**< Configuration 0 Register … member
/hal_silabs-latest/simplicity_sdk/platform/Device/SiliconLabs/EFR32BG22/Include/
Defr32bg22_pdm.h51 …__IOM uint32_t CFG0; /**< PDM Core Configuration Register0 … member
Defr32bg22_eusart.h48 …__IOM uint32_t CFG0; /**< Configuration 0 Register … member
/hal_silabs-latest/simplicity_sdk/platform/Device/SiliconLabs/EFR32BG29/Include/
Defr32bg29_pdm.h51 …__IOM uint32_t CFG0; /**< PDM Core Configuration Register0 … member
Defr32bg29_eusart.h48 …__IOM uint32_t CFG0; /**< Configuration 0 Register … member
/hal_silabs-latest/simplicity_sdk/platform/Device/SiliconLabs/EFR32BG27/Include/
Defr32bg27_pdm.h51 …__IOM uint32_t CFG0; /**< PDM Core Configuration Register0 … member
Defr32bg27_eusart.h48 …__IOM uint32_t CFG0; /**< Configuration 0 Register … member
/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32GG12B/Include/
Defm32gg12b_pdm.h53 __IOM uint32_t CFG0; /**< PDM Core Configuration Register0 */ member
Defm32gg12b_sdio.h82 __IOM uint32_t CFG0; /**< Core Configuration 0 */ member
/hal_silabs-latest/simplicity_sdk/platform/Device/SiliconLabs/EFR32ZG23/Include/
Defr32zg23_eusart.h48 …__IOM uint32_t CFG0; /**< Configuration 0 Register … member
/hal_silabs-latest/simplicity_sdk/platform/Device/SiliconLabs/EFR32FG23/Include/
Defr32fg23_eusart.h48 …__IOM uint32_t CFG0; /**< Configuration 0 Register … member
/hal_silabs-latest/simplicity_sdk/platform/Device/SiliconLabs/EFR32MG24/Include/
Defr32mg24_eusart.h48 …__IOM uint32_t CFG0; /**< Configuration 0 Register … member
Defr32mg24_mvp.h80 …__IOM uint32_t CFG0; /**< Instruction Configuration Word 0 … member
/hal_silabs-latest/wiseconnect/components/device/silabs/si91x/mcu/core/chip/inc/
Dsi91x_mvp.h75 __IOM uint32_t CFG0; /**< Instruction Configuration Word 0 */ member
/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32GG11B/Include/
Defm32gg11b_sdio.h82 __IOM uint32_t CFG0; /**< Core Configuration 0 */ member