Home
last modified time | relevance | path

Searched refs:_CSEN_TIMCTRL_PCPRESC_DIV2 (Results 1 – 8 of 8) sorted by relevance

/hal_silabs-3.7.0/gecko/Device/SiliconLabs/EFR32MG12P/Include/
Defr32mg12p_csen.h265 #define _CSEN_TIMCTRL_PCPRESC_DIV2 0x00000001UL … macro
274 #define CSEN_TIMCTRL_PCPRESC_DIV2 (_CSEN_TIMCTRL_PCPRESC_DIV2 << 0) …
/hal_silabs-3.7.0/gecko/Device/SiliconLabs/EFM32GG11B/Include/
Defm32gg11b_csen.h265 #define _CSEN_TIMCTRL_PCPRESC_DIV2 0x00000001UL … macro
274 #define CSEN_TIMCTRL_PCPRESC_DIV2 (_CSEN_TIMCTRL_PCPRESC_DIV2 << 0) …
/hal_silabs-3.7.0/gecko/Device/SiliconLabs/EFM32GG12B/Include/
Defm32gg12b_csen.h265 #define _CSEN_TIMCTRL_PCPRESC_DIV2 0x00000001UL … macro
274 #define CSEN_TIMCTRL_PCPRESC_DIV2 (_CSEN_TIMCTRL_PCPRESC_DIV2 << 0) …
/hal_silabs-3.7.0/gecko/Device/SiliconLabs/EFR32BG13P/Include/
Defr32bg13p_csen.h265 #define _CSEN_TIMCTRL_PCPRESC_DIV2 0x00000001UL … macro
274 #define CSEN_TIMCTRL_PCPRESC_DIV2 (_CSEN_TIMCTRL_PCPRESC_DIV2 << 0) …
/hal_silabs-3.7.0/gecko/Device/SiliconLabs/EFR32FG13P/Include/
Defr32fg13p_csen.h265 #define _CSEN_TIMCTRL_PCPRESC_DIV2 0x00000001UL … macro
274 #define CSEN_TIMCTRL_PCPRESC_DIV2 (_CSEN_TIMCTRL_PCPRESC_DIV2 << 0) …
/hal_silabs-3.7.0/gecko/Device/SiliconLabs/EFM32JG12B/Include/
Defm32jg12b_csen.h265 #define _CSEN_TIMCTRL_PCPRESC_DIV2 0x00000001UL … macro
274 #define CSEN_TIMCTRL_PCPRESC_DIV2 (_CSEN_TIMCTRL_PCPRESC_DIV2 << 0) …
/hal_silabs-3.7.0/gecko/Device/SiliconLabs/EFM32PG12B/Include/
Defm32pg12b_csen.h265 #define _CSEN_TIMCTRL_PCPRESC_DIV2 0x00000001UL … macro
274 #define CSEN_TIMCTRL_PCPRESC_DIV2 (_CSEN_TIMCTRL_PCPRESC_DIV2 << 0) …
/hal_silabs-3.7.0/gecko/emlib/inc/
Dem_csen.h167 csenPCPrescaleDiv2 = _CSEN_TIMCTRL_PCPRESC_DIV2, /**< Divide by 2. */