Home
last modified time | relevance | path

Searched refs:_CMU_DPLLCTRL_MODE_FREQLL (Results 1 – 25 of 79) sorted by relevance

1234

/hal_silabs-3.7.0/gecko/Device/SiliconLabs/EFR32MG12P/Include/
Defr32mg12p_cmu.h642 #define _CMU_DPLLCTRL_MODE_FREQLL 0x00000000UL … macro
645 #define CMU_DPLLCTRL_MODE_FREQLL (_CMU_DPLLCTRL_MODE_FREQLL << 0) …
/hal_silabs-3.7.0/gecko/Device/SiliconLabs/EFM32PG12B/Include/
Defm32pg12b_cmu.h642 #define _CMU_DPLLCTRL_MODE_FREQLL 0x00000000UL … macro
645 #define CMU_DPLLCTRL_MODE_FREQLL (_CMU_DPLLCTRL_MODE_FREQLL << 0) …
/hal_silabs-3.7.0/gecko/Device/SiliconLabs/EFM32JG12B/Include/
Defm32jg12b_cmu.h642 #define _CMU_DPLLCTRL_MODE_FREQLL 0x00000000UL … macro
645 #define CMU_DPLLCTRL_MODE_FREQLL (_CMU_DPLLCTRL_MODE_FREQLL << 0) …
/hal_silabs-3.7.0/gecko/Device/SiliconLabs/EFR32BG13P/Include/
Defr32bg13p_cmu.h649 #define _CMU_DPLLCTRL_MODE_FREQLL 0x00000000UL … macro
652 #define CMU_DPLLCTRL_MODE_FREQLL (_CMU_DPLLCTRL_MODE_FREQLL << 0) …
Defr32bg13p532f512gm32.h2644 #define _CMU_DPLLCTRL_MODE_FREQLL 0x00000000UL … macro
2647 #define CMU_DPLLCTRL_MODE_FREQLL (_CMU_DPLLCTRL_MODE_FREQLL << 0) …
Defr32bg13p532f512gm48.h2644 #define _CMU_DPLLCTRL_MODE_FREQLL 0x00000000UL … macro
2647 #define CMU_DPLLCTRL_MODE_FREQLL (_CMU_DPLLCTRL_MODE_FREQLL << 0) …
Defr32bg13p632f512im32.h2644 #define _CMU_DPLLCTRL_MODE_FREQLL 0x00000000UL … macro
2647 #define CMU_DPLLCTRL_MODE_FREQLL (_CMU_DPLLCTRL_MODE_FREQLL << 0) …
Defr32bg13p632f512gm32.h2644 #define _CMU_DPLLCTRL_MODE_FREQLL 0x00000000UL … macro
2647 #define CMU_DPLLCTRL_MODE_FREQLL (_CMU_DPLLCTRL_MODE_FREQLL << 0) …
Defr32bg13p632f512gm48.h2644 #define _CMU_DPLLCTRL_MODE_FREQLL 0x00000000UL … macro
2647 #define CMU_DPLLCTRL_MODE_FREQLL (_CMU_DPLLCTRL_MODE_FREQLL << 0) …
Defr32bg13p632f512im48.h2644 #define _CMU_DPLLCTRL_MODE_FREQLL 0x00000000UL … macro
2647 #define CMU_DPLLCTRL_MODE_FREQLL (_CMU_DPLLCTRL_MODE_FREQLL << 0) …
Defr32bg13p732f512gm32.h2644 #define _CMU_DPLLCTRL_MODE_FREQLL 0x00000000UL … macro
2647 #define CMU_DPLLCTRL_MODE_FREQLL (_CMU_DPLLCTRL_MODE_FREQLL << 0) …
Defr32bg13p732f512gm48.h2644 #define _CMU_DPLLCTRL_MODE_FREQLL 0x00000000UL … macro
2647 #define CMU_DPLLCTRL_MODE_FREQLL (_CMU_DPLLCTRL_MODE_FREQLL << 0) …
Defr32bg13p733f512gm48.h2644 #define _CMU_DPLLCTRL_MODE_FREQLL 0x00000000UL … macro
2647 #define CMU_DPLLCTRL_MODE_FREQLL (_CMU_DPLLCTRL_MODE_FREQLL << 0) …
/hal_silabs-3.7.0/gecko/Device/SiliconLabs/EFR32FG13P/Include/
Defr32fg13p_cmu.h649 #define _CMU_DPLLCTRL_MODE_FREQLL 0x00000000UL … macro
652 #define CMU_DPLLCTRL_MODE_FREQLL (_CMU_DPLLCTRL_MODE_FREQLL << 0) …
/hal_silabs-3.7.0/gecko/Device/SiliconLabs/EFM32GG12B/Include/
Defm32gg12b_cmu.h741 #define _CMU_DPLLCTRL_MODE_FREQLL 0x00000000UL … macro
744 #define CMU_DPLLCTRL_MODE_FREQLL (_CMU_DPLLCTRL_MODE_FREQLL << 0) …
Defm32gg12b390f1024gl112.h4577 #define _CMU_DPLLCTRL_MODE_FREQLL 0x00000000UL … macro
4580 #define CMU_DPLLCTRL_MODE_FREQLL (_CMU_DPLLCTRL_MODE_FREQLL << 0) …
Defm32gg12b390f512gl112.h4577 #define _CMU_DPLLCTRL_MODE_FREQLL 0x00000000UL … macro
4580 #define CMU_DPLLCTRL_MODE_FREQLL (_CMU_DPLLCTRL_MODE_FREQLL << 0) …
Defm32gg12b110f1024gq64.h5408 #define _CMU_DPLLCTRL_MODE_FREQLL 0x00000000UL … macro
5411 #define CMU_DPLLCTRL_MODE_FREQLL (_CMU_DPLLCTRL_MODE_FREQLL << 0) …
Defm32gg12b110f1024gm64.h5408 #define _CMU_DPLLCTRL_MODE_FREQLL 0x00000000UL … macro
5411 #define CMU_DPLLCTRL_MODE_FREQLL (_CMU_DPLLCTRL_MODE_FREQLL << 0) …
Defm32gg12b110f1024iq64.h5408 #define _CMU_DPLLCTRL_MODE_FREQLL 0x00000000UL … macro
5411 #define CMU_DPLLCTRL_MODE_FREQLL (_CMU_DPLLCTRL_MODE_FREQLL << 0) …
Defm32gg12b530f512iq64.h5416 #define _CMU_DPLLCTRL_MODE_FREQLL 0x00000000UL … macro
5419 #define CMU_DPLLCTRL_MODE_FREQLL (_CMU_DPLLCTRL_MODE_FREQLL << 0) …
Defm32gg12b530f512il112.h5416 #define _CMU_DPLLCTRL_MODE_FREQLL 0x00000000UL … macro
5419 #define CMU_DPLLCTRL_MODE_FREQLL (_CMU_DPLLCTRL_MODE_FREQLL << 0) …
Defm32gg12b530f512il120.h5416 #define _CMU_DPLLCTRL_MODE_FREQLL 0x00000000UL … macro
5419 #define CMU_DPLLCTRL_MODE_FREQLL (_CMU_DPLLCTRL_MODE_FREQLL << 0) …
/hal_silabs-3.7.0/gecko/Device/SiliconLabs/EFM32GG11B/Include/
Defm32gg11b_cmu.h741 #define _CMU_DPLLCTRL_MODE_FREQLL 0x00000000UL … macro
744 #define CMU_DPLLCTRL_MODE_FREQLL (_CMU_DPLLCTRL_MODE_FREQLL << 0) …
/hal_silabs-3.7.0/gecko/emlib/inc/
Dem_cmu.h3087 cmuDPLLLockMode_Freq = _CMU_DPLLCTRL_MODE_FREQLL, /**< Frequency lock mode. */

1234