Home
last modified time | relevance | path

Searched refs:_EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT (Results 1 – 25 of 71) sorted by relevance

123

/hal_silabs-3.6.0/gecko/Device/SiliconLabs/EFR32FG1P/Include/
Defr32fg1p_emu.h914 #define _EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT 0x00000000UL /*… macro
915 #define EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT (_EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT << 0) /*…
/hal_silabs-3.6.0/gecko/Device/SiliconLabs/EFM32PG1B/Include/
Defm32pg1b_emu.h914 #define _EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT 0x00000000UL /*… macro
915 #define EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT (_EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT << 0) /*…
/hal_silabs-3.6.0/gecko/Device/SiliconLabs/EFR32MG12P/Include/
Defr32mg12p_emu.h1007 #define _EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT 0x00000000UL … macro
1008 #define EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT (_EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT <…
/hal_silabs-3.6.0/gecko/Device/SiliconLabs/EFR32BG13P/Include/
Defr32bg13p_emu.h990 #define _EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT 0x00000000UL … macro
991 #define EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT (_EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT <…
/hal_silabs-3.6.0/gecko/Device/SiliconLabs/EFR32FG13P/Include/
Defr32fg13p_emu.h990 #define _EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT 0x00000000UL … macro
991 #define EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT (_EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT <…
/hal_silabs-3.6.0/gecko/Device/SiliconLabs/EFM32PG12B/Include/
Defm32pg12b_emu.h1007 #define _EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT 0x00000000UL … macro
1008 #define EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT (_EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT <…
/hal_silabs-3.6.0/gecko/Device/SiliconLabs/EFM32JG12B/Include/
Defm32jg12b_emu.h1007 #define _EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT 0x00000000UL … macro
1008 #define EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT (_EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT <…
/hal_silabs-3.6.0/gecko/Device/SiliconLabs/EFM32GG12B/Include/
Defm32gg12b_emu.h1118 #define _EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT 0x00000000UL … macro
1119 #define EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT (_EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT <…
Defm32gg12b390f1024gl112.h3194 #define _EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT 0x00000000UL … macro
3195 #define EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT (_EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT <…
Defm32gg12b390f512gl112.h3194 #define _EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT 0x00000000UL … macro
3195 #define EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT (_EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT <…
Defm32gg12b530f512il120.h4033 #define _EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT 0x00000000UL … macro
4034 #define EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT (_EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT <…
Defm32gg12b530f512im64.h4033 #define _EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT 0x00000000UL … macro
4034 #define EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT (_EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT <…
Defm32gg12b530f512iq100.h4033 #define _EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT 0x00000000UL … macro
4034 #define EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT (_EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT <…
Defm32gg12b530f512iq64.h4033 #define _EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT 0x00000000UL … macro
4034 #define EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT (_EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT <…
Defm32gg12b530f512gm64.h4033 #define _EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT 0x00000000UL … macro
4034 #define EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT (_EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT <…
Defm32gg12b530f512gq100.h4033 #define _EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT 0x00000000UL … macro
4034 #define EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT (_EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT <…
Defm32gg12b530f512gq64.h4033 #define _EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT 0x00000000UL … macro
4034 #define EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT (_EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT <…
Defm32gg12b530f512il112.h4033 #define _EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT 0x00000000UL … macro
4034 #define EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT (_EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT <…
Defm32gg12b110f1024gm64.h4025 #define _EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT 0x00000000UL … macro
4026 #define EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT (_EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT <…
Defm32gg12b510f1024gl112.h4033 #define _EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT 0x00000000UL … macro
4034 #define EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT (_EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT <…
Defm32gg12b510f1024gl120.h4033 #define _EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT 0x00000000UL … macro
4034 #define EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT (_EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT <…
Defm32gg12b510f1024gm64.h4033 #define _EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT 0x00000000UL … macro
4034 #define EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT (_EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT <…
Defm32gg12b510f1024gq100.h4033 #define _EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT 0x00000000UL … macro
4034 #define EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT (_EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT <…
Defm32gg12b510f1024gq64.h4033 #define _EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT 0x00000000UL … macro
4034 #define EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT (_EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT <…
/hal_silabs-3.6.0/gecko/Device/SiliconLabs/EFM32GG11B/Include/
Defm32gg11b_emu.h1126 #define _EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT 0x00000000UL … macro
1127 #define EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT (_EMU_DCDCLNFREQCTRL_RCOBAND_DEFAULT <…

123