Home
last modified time | relevance | path

Searched refs:_DMA_RDS_RDSCH10_DEFAULT (Results 1 – 25 of 28) sorted by relevance

12

/hal_silabs-3.6.0/gecko/Device/SiliconLabs/EFM32WG/Include/
Defm32wg_dma.h1418 #define _DMA_RDS_RDSCH10_DEFAULT 0x00000000UL /**< Mode … macro
1419 #define DMA_RDS_RDSCH10_DEFAULT (_DMA_RDS_RDSCH10_DEFAULT << 10) /**< Shift…
Defm32wg360f128.h1855 #define _DMA_RDS_RDSCH10_DEFAULT 0x00000000UL /**< Mode … macro
1856 #define DMA_RDS_RDSCH10_DEFAULT (_DMA_RDS_RDSCH10_DEFAULT << 10) /**< Shift…
Defm32wg360f256.h1855 #define _DMA_RDS_RDSCH10_DEFAULT 0x00000000UL /**< Mode … macro
1856 #define DMA_RDS_RDSCH10_DEFAULT (_DMA_RDS_RDSCH10_DEFAULT << 10) /**< Shift…
Defm32wg360f64.h1855 #define _DMA_RDS_RDSCH10_DEFAULT 0x00000000UL /**< Mode … macro
1856 #define DMA_RDS_RDSCH10_DEFAULT (_DMA_RDS_RDSCH10_DEFAULT << 10) /**< Shift…
Defm32wg940f128.h1948 #define _DMA_RDS_RDSCH10_DEFAULT 0x00000000UL /**< Mode … macro
1949 #define DMA_RDS_RDSCH10_DEFAULT (_DMA_RDS_RDSCH10_DEFAULT << 10) /**< Shift…
Defm32wg940f256.h1948 #define _DMA_RDS_RDSCH10_DEFAULT 0x00000000UL /**< Mode … macro
1949 #define DMA_RDS_RDSCH10_DEFAULT (_DMA_RDS_RDSCH10_DEFAULT << 10) /**< Shift…
Defm32wg940f64.h1948 #define _DMA_RDS_RDSCH10_DEFAULT 0x00000000UL /**< Mode … macro
1949 #define DMA_RDS_RDSCH10_DEFAULT (_DMA_RDS_RDSCH10_DEFAULT << 10) /**< Shift…
Defm32wg942f128.h1948 #define _DMA_RDS_RDSCH10_DEFAULT 0x00000000UL /**< Mode … macro
1949 #define DMA_RDS_RDSCH10_DEFAULT (_DMA_RDS_RDSCH10_DEFAULT << 10) /**< Shift…
Defm32wg942f256.h1948 #define _DMA_RDS_RDSCH10_DEFAULT 0x00000000UL /**< Mode … macro
1949 #define DMA_RDS_RDSCH10_DEFAULT (_DMA_RDS_RDSCH10_DEFAULT << 10) /**< Shift…
Defm32wg942f64.h1948 #define _DMA_RDS_RDSCH10_DEFAULT 0x00000000UL /**< Mode … macro
1949 #define DMA_RDS_RDSCH10_DEFAULT (_DMA_RDS_RDSCH10_DEFAULT << 10) /**< Shift…
Defm32wg232f256.h1930 #define _DMA_RDS_RDSCH10_DEFAULT 0x00000000UL /**< Mode … macro
1931 #define DMA_RDS_RDSCH10_DEFAULT (_DMA_RDS_RDSCH10_DEFAULT << 10) /**< Shift…
Defm32wg232f64.h1930 #define _DMA_RDS_RDSCH10_DEFAULT 0x00000000UL /**< Mode … macro
1931 #define DMA_RDS_RDSCH10_DEFAULT (_DMA_RDS_RDSCH10_DEFAULT << 10) /**< Shift…
Defm32wg330f128.h1943 #define _DMA_RDS_RDSCH10_DEFAULT 0x00000000UL /**< Mode … macro
1944 #define DMA_RDS_RDSCH10_DEFAULT (_DMA_RDS_RDSCH10_DEFAULT << 10) /**< Shift…
Defm32wg330f256.h1943 #define _DMA_RDS_RDSCH10_DEFAULT 0x00000000UL /**< Mode … macro
1944 #define DMA_RDS_RDSCH10_DEFAULT (_DMA_RDS_RDSCH10_DEFAULT << 10) /**< Shift…
Defm32wg330f64.h1943 #define _DMA_RDS_RDSCH10_DEFAULT 0x00000000UL /**< Mode … macro
1944 #define DMA_RDS_RDSCH10_DEFAULT (_DMA_RDS_RDSCH10_DEFAULT << 10) /**< Shift…
Defm32wg332f128.h1943 #define _DMA_RDS_RDSCH10_DEFAULT 0x00000000UL /**< Mode … macro
1944 #define DMA_RDS_RDSCH10_DEFAULT (_DMA_RDS_RDSCH10_DEFAULT << 10) /**< Shift…
Defm32wg332f256.h1943 #define _DMA_RDS_RDSCH10_DEFAULT 0x00000000UL /**< Mode … macro
1944 #define DMA_RDS_RDSCH10_DEFAULT (_DMA_RDS_RDSCH10_DEFAULT << 10) /**< Shift…
Defm32wg332f64.h1943 #define _DMA_RDS_RDSCH10_DEFAULT 0x00000000UL /**< Mode … macro
1944 #define DMA_RDS_RDSCH10_DEFAULT (_DMA_RDS_RDSCH10_DEFAULT << 10) /**< Shift…
Defm32wg230f128.h1930 #define _DMA_RDS_RDSCH10_DEFAULT 0x00000000UL /**< Mode … macro
1931 #define DMA_RDS_RDSCH10_DEFAULT (_DMA_RDS_RDSCH10_DEFAULT << 10) /**< Shift…
Defm32wg230f256.h1930 #define _DMA_RDS_RDSCH10_DEFAULT 0x00000000UL /**< Mode … macro
1931 #define DMA_RDS_RDSCH10_DEFAULT (_DMA_RDS_RDSCH10_DEFAULT << 10) /**< Shift…
Defm32wg230f64.h1930 #define _DMA_RDS_RDSCH10_DEFAULT 0x00000000UL /**< Mode … macro
1931 #define DMA_RDS_RDSCH10_DEFAULT (_DMA_RDS_RDSCH10_DEFAULT << 10) /**< Shift…
Defm32wg232f128.h1930 #define _DMA_RDS_RDSCH10_DEFAULT 0x00000000UL /**< Mode … macro
1931 #define DMA_RDS_RDSCH10_DEFAULT (_DMA_RDS_RDSCH10_DEFAULT << 10) /**< Shift…
Defm32wg840f128.h1935 #define _DMA_RDS_RDSCH10_DEFAULT 0x00000000UL /**< Mode … macro
1936 #define DMA_RDS_RDSCH10_DEFAULT (_DMA_RDS_RDSCH10_DEFAULT << 10) /**< Shift…
Defm32wg840f256.h1935 #define _DMA_RDS_RDSCH10_DEFAULT 0x00000000UL /**< Mode … macro
1936 #define DMA_RDS_RDSCH10_DEFAULT (_DMA_RDS_RDSCH10_DEFAULT << 10) /**< Shift…
Defm32wg840f64.h1935 #define _DMA_RDS_RDSCH10_DEFAULT 0x00000000UL /**< Mode … macro
1936 #define DMA_RDS_RDSCH10_DEFAULT (_DMA_RDS_RDSCH10_DEFAULT << 10) /**< Shift…

12