/hal_silabs-3.6.0/gecko/Device/SiliconLabs/EFR32MG12P/Include/ |
D | efr32mg12p_msc.h | 83 __IOM uint32_t RAMCTRL; /**< RAM Control Enable Register */ member
|
/hal_silabs-3.6.0/gecko/Device/SiliconLabs/EFM32PG12B/Include/ |
D | efm32pg12b_msc.h | 83 __IOM uint32_t RAMCTRL; /**< RAM Control Enable Register */ member
|
/hal_silabs-3.6.0/gecko/Device/SiliconLabs/EFM32JG12B/Include/ |
D | efm32jg12b_msc.h | 83 __IOM uint32_t RAMCTRL; /**< RAM Control Enable Register */ member
|
/hal_silabs-3.6.0/gecko/Device/SiliconLabs/EFM32GG11B/Include/ |
D | efm32gg11b_msc.h | 83 __IOM uint32_t RAMCTRL; /**< RAM Control Enable Register */ member
|
/hal_silabs-3.6.0/gecko/Device/SiliconLabs/EFM32GG12B/Include/ |
D | efm32gg12b_msc.h | 83 __IOM uint32_t RAMCTRL; /**< RAM Control Enable Register */ member
|
D | efm32gg12b530f512il120.h | 424 __IOM uint32_t RAMCTRL; /**< RAM Control Enable Register */ member
|
D | efm32gg12b530f512im64.h | 424 __IOM uint32_t RAMCTRL; /**< RAM Control Enable Register */ member
|
D | efm32gg12b530f512iq100.h | 424 __IOM uint32_t RAMCTRL; /**< RAM Control Enable Register */ member
|
D | efm32gg12b530f512iq64.h | 424 __IOM uint32_t RAMCTRL; /**< RAM Control Enable Register */ member
|
D | efm32gg12b530f512gm64.h | 424 __IOM uint32_t RAMCTRL; /**< RAM Control Enable Register */ member
|
D | efm32gg12b530f512gq100.h | 424 __IOM uint32_t RAMCTRL; /**< RAM Control Enable Register */ member
|
D | efm32gg12b530f512gq64.h | 424 __IOM uint32_t RAMCTRL; /**< RAM Control Enable Register */ member
|
D | efm32gg12b530f512il112.h | 424 __IOM uint32_t RAMCTRL; /**< RAM Control Enable Register */ member
|
D | efm32gg12b110f1024gm64.h | 419 __IOM uint32_t RAMCTRL; /**< RAM Control Enable Register */ member
|
D | efm32gg12b510f1024gl112.h | 424 __IOM uint32_t RAMCTRL; /**< RAM Control Enable Register */ member
|
D | efm32gg12b510f1024gl120.h | 424 __IOM uint32_t RAMCTRL; /**< RAM Control Enable Register */ member
|
D | efm32gg12b510f1024gm64.h | 424 __IOM uint32_t RAMCTRL; /**< RAM Control Enable Register */ member
|
D | efm32gg12b510f1024gq100.h | 424 __IOM uint32_t RAMCTRL; /**< RAM Control Enable Register */ member
|
D | efm32gg12b510f1024gq64.h | 424 __IOM uint32_t RAMCTRL; /**< RAM Control Enable Register */ member
|
D | efm32gg12b510f1024il112.h | 424 __IOM uint32_t RAMCTRL; /**< RAM Control Enable Register */ member
|
D | efm32gg12b510f1024il120.h | 424 __IOM uint32_t RAMCTRL; /**< RAM Control Enable Register */ member
|
D | efm32gg12b510f1024im64.h | 424 __IOM uint32_t RAMCTRL; /**< RAM Control Enable Register */ member
|
D | efm32gg12b510f1024iq100.h | 424 __IOM uint32_t RAMCTRL; /**< RAM Control Enable Register */ member
|
/hal_silabs-3.6.0/gecko/emlib/src/ |
D | em_emu.c | 670 BUS_RegMaskedSet(&MSC->RAMCTRL, (MSC_RAMCTRL_RAMWSEN in vScaleDownEM23Setup()
|
D | em_cmu.c | 6240 BUS_RegMaskedSet(&MSC->RAMCTRL, (MSC_RAMCTRL_RAMWSEN in setRamWaitState() 6244 BUS_RegMaskedClear(&MSC->RAMCTRL, (MSC_RAMCTRL_RAMWSEN in setRamWaitState()
|