Home
last modified time | relevance | path

Searched refs:AES_FETCHLEN_REALIGN (Results 1 – 4 of 4) sorted by relevance

/hal_silabs-3.6.0/gecko/Device/SiliconLabs/EFR32MG21/Include/
Defr32mg21_aes.h100 #define AES_FETCHLEN_REALIGN (0x1UL << 29) /**< Real… macro
/hal_silabs-3.6.0/gecko/Device/SiliconLabs/EFR32BG27/Include/
Defr32bg27_aes.h97 #define AES_FETCHLEN_REALIGN (0x1UL << 29) … macro
/hal_silabs-3.6.0/gecko/Device/SiliconLabs/EFR32MG24/Include/
Defr32mg24_aes.h97 #define AES_FETCHLEN_REALIGN (0x1UL << 29) … macro
/hal_silabs-3.6.0/gecko/Device/SiliconLabs/EFR32BG22/Include/
Defr32bg22_aes.h97 #define AES_FETCHLEN_REALIGN (0x1UL << 29) … macro