Home
last modified time | relevance | path

Searched refs:_PRS_PEEK_CH15VAL_DEFAULT (Results 1 – 25 of 64) sorted by relevance

123

/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32GG12B/Include/
Defm32gg12b_prs.h717 #define _PRS_PEEK_CH15VAL_DEFAULT 0x00000000UL /**< Mode DEFA… macro
718 #define PRS_PEEK_CH15VAL_DEFAULT (_PRS_PEEK_CH15VAL_DEFAULT << 15) /**< Shifted m…
Defm32gg12b390f1024gl112.h7049 #define _PRS_PEEK_CH15VAL_DEFAULT 0x00000000UL /**< Mode DEFA… macro
7050 #define PRS_PEEK_CH15VAL_DEFAULT (_PRS_PEEK_CH15VAL_DEFAULT << 15) /**< Shifted m…
Defm32gg12b390f512gl112.h7049 #define _PRS_PEEK_CH15VAL_DEFAULT 0x00000000UL /**< Mode DEFA… macro
7050 #define PRS_PEEK_CH15VAL_DEFAULT (_PRS_PEEK_CH15VAL_DEFAULT << 15) /**< Shifted m…
Defm32gg12b110f1024iq64.h7826 #define _PRS_PEEK_CH15VAL_DEFAULT 0x00000000UL /**< Mode DEFA… macro
7827 #define PRS_PEEK_CH15VAL_DEFAULT (_PRS_PEEK_CH15VAL_DEFAULT << 15) /**< Shifted m…
Defm32gg12b510f1024gl120.h7857 #define _PRS_PEEK_CH15VAL_DEFAULT 0x00000000UL /**< Mode DEFA… macro
7858 #define PRS_PEEK_CH15VAL_DEFAULT (_PRS_PEEK_CH15VAL_DEFAULT << 15) /**< Shifted m…
Defm32gg12b510f1024gm64.h7857 #define _PRS_PEEK_CH15VAL_DEFAULT 0x00000000UL /**< Mode DEFA… macro
7858 #define PRS_PEEK_CH15VAL_DEFAULT (_PRS_PEEK_CH15VAL_DEFAULT << 15) /**< Shifted m…
Defm32gg12b510f1024gl112.h7857 #define _PRS_PEEK_CH15VAL_DEFAULT 0x00000000UL /**< Mode DEFA… macro
7858 #define PRS_PEEK_CH15VAL_DEFAULT (_PRS_PEEK_CH15VAL_DEFAULT << 15) /**< Shifted m…
Defm32gg12b530f512im64.h7857 #define _PRS_PEEK_CH15VAL_DEFAULT 0x00000000UL /**< Mode DEFA… macro
7858 #define PRS_PEEK_CH15VAL_DEFAULT (_PRS_PEEK_CH15VAL_DEFAULT << 15) /**< Shifted m…
Defm32gg12b530f512iq64.h7857 #define _PRS_PEEK_CH15VAL_DEFAULT 0x00000000UL /**< Mode DEFA… macro
7858 #define PRS_PEEK_CH15VAL_DEFAULT (_PRS_PEEK_CH15VAL_DEFAULT << 15) /**< Shifted m…
Defm32gg12b130f512gm64.h7826 #define _PRS_PEEK_CH15VAL_DEFAULT 0x00000000UL /**< Mode DEFA… macro
7827 #define PRS_PEEK_CH15VAL_DEFAULT (_PRS_PEEK_CH15VAL_DEFAULT << 15) /**< Shifted m…
Defm32gg12b130f512gq64.h7826 #define _PRS_PEEK_CH15VAL_DEFAULT 0x00000000UL /**< Mode DEFA… macro
7827 #define PRS_PEEK_CH15VAL_DEFAULT (_PRS_PEEK_CH15VAL_DEFAULT << 15) /**< Shifted m…
Defm32gg12b130f512im64.h7826 #define _PRS_PEEK_CH15VAL_DEFAULT 0x00000000UL /**< Mode DEFA… macro
7827 #define PRS_PEEK_CH15VAL_DEFAULT (_PRS_PEEK_CH15VAL_DEFAULT << 15) /**< Shifted m…
Defm32gg12b130f512iq64.h7826 #define _PRS_PEEK_CH15VAL_DEFAULT 0x00000000UL /**< Mode DEFA… macro
7827 #define PRS_PEEK_CH15VAL_DEFAULT (_PRS_PEEK_CH15VAL_DEFAULT << 15) /**< Shifted m…
Defm32gg12b530f512iq100.h7857 #define _PRS_PEEK_CH15VAL_DEFAULT 0x00000000UL /**< Mode DEFA… macro
7858 #define PRS_PEEK_CH15VAL_DEFAULT (_PRS_PEEK_CH15VAL_DEFAULT << 15) /**< Shifted m…
Defm32gg12b110f1024gm64.h7826 #define _PRS_PEEK_CH15VAL_DEFAULT 0x00000000UL /**< Mode DEFA… macro
7827 #define PRS_PEEK_CH15VAL_DEFAULT (_PRS_PEEK_CH15VAL_DEFAULT << 15) /**< Shifted m…
Defm32gg12b110f1024gq64.h7826 #define _PRS_PEEK_CH15VAL_DEFAULT 0x00000000UL /**< Mode DEFA… macro
7827 #define PRS_PEEK_CH15VAL_DEFAULT (_PRS_PEEK_CH15VAL_DEFAULT << 15) /**< Shifted m…
Defm32gg12b510f1024iq100.h7857 #define _PRS_PEEK_CH15VAL_DEFAULT 0x00000000UL /**< Mode DEFA… macro
7858 #define PRS_PEEK_CH15VAL_DEFAULT (_PRS_PEEK_CH15VAL_DEFAULT << 15) /**< Shifted m…
Defm32gg12b510f1024gq64.h7857 #define _PRS_PEEK_CH15VAL_DEFAULT 0x00000000UL /**< Mode DEFA… macro
7858 #define PRS_PEEK_CH15VAL_DEFAULT (_PRS_PEEK_CH15VAL_DEFAULT << 15) /**< Shifted m…
Defm32gg12b510f1024il112.h7857 #define _PRS_PEEK_CH15VAL_DEFAULT 0x00000000UL /**< Mode DEFA… macro
7858 #define PRS_PEEK_CH15VAL_DEFAULT (_PRS_PEEK_CH15VAL_DEFAULT << 15) /**< Shifted m…
Defm32gg12b510f1024im64.h7857 #define _PRS_PEEK_CH15VAL_DEFAULT 0x00000000UL /**< Mode DEFA… macro
7858 #define PRS_PEEK_CH15VAL_DEFAULT (_PRS_PEEK_CH15VAL_DEFAULT << 15) /**< Shifted m…
Defm32gg12b510f1024il120.h7857 #define _PRS_PEEK_CH15VAL_DEFAULT 0x00000000UL /**< Mode DEFA… macro
7858 #define PRS_PEEK_CH15VAL_DEFAULT (_PRS_PEEK_CH15VAL_DEFAULT << 15) /**< Shifted m…
Defm32gg12b510f1024gq100.h7857 #define _PRS_PEEK_CH15VAL_DEFAULT 0x00000000UL /**< Mode DEFA… macro
7858 #define PRS_PEEK_CH15VAL_DEFAULT (_PRS_PEEK_CH15VAL_DEFAULT << 15) /**< Shifted m…
Defm32gg12b530f512gm64.h7857 #define _PRS_PEEK_CH15VAL_DEFAULT 0x00000000UL /**< Mode DEFA… macro
7858 #define PRS_PEEK_CH15VAL_DEFAULT (_PRS_PEEK_CH15VAL_DEFAULT << 15) /**< Shifted m…
Defm32gg12b530f512gl120.h7857 #define _PRS_PEEK_CH15VAL_DEFAULT 0x00000000UL /**< Mode DEFA… macro
7858 #define PRS_PEEK_CH15VAL_DEFAULT (_PRS_PEEK_CH15VAL_DEFAULT << 15) /**< Shifted m…
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32GG11B/Include/
Defm32gg11b_prs.h974 #define _PRS_PEEK_CH15VAL_DEFAULT 0x00000000UL /**< Mode DEFA… macro
975 #define PRS_PEEK_CH15VAL_DEFAULT (_PRS_PEEK_CH15VAL_DEFAULT << 15) /**< Shifted m…

123