Home
last modified time | relevance | path

Searched refs:_MSC_READCTRL_MODE_WS1 (Results 1 – 25 of 75) sorted by relevance

123

/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32HG/Include/
Defm32hg_msc.h97 #define _MSC_READCTRL_MODE_WS1 0x00000001UL /**< Mode WS1 f… macro
100 #define MSC_READCTRL_MODE_WS1 (_MSC_READCTRL_MODE_WS1 << 0) /**< Shifted mo…
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32WG/Include/
Defm32wg_msc.h96 #define _MSC_READCTRL_MODE_WS1 0x00000001UL /**< Mode… macro
103 #define MSC_READCTRL_MODE_WS1 (_MSC_READCTRL_MODE_WS1 << 0) /**< Shif…
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32PG1B/Include/
Defm32pg1b_msc.h140 #define _MSC_READCTRL_MODE_WS1 0x00000001UL /**< Mode WS1… macro
143 #define MSC_READCTRL_MODE_WS1 (_MSC_READCTRL_MODE_WS1 << 24) /**< Shifted …
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32FG1P/Include/
Defr32fg1p_msc.h140 #define _MSC_READCTRL_MODE_WS1 0x00000001UL /**< Mode WS1… macro
143 #define MSC_READCTRL_MODE_WS1 (_MSC_READCTRL_MODE_WS1 << 24) /**< Shifted …
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32MG21/Include/
Defr32mg21_msc.h191 #define _MSC_READCTRL_MODE_WS1 0x00000001UL /**< Mode… macro
196 #define MSC_READCTRL_MODE_WS1 (_MSC_READCTRL_MODE_WS1 << 20) /**< Shif…
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32BG27/Include/
Defr32bg27_msc.h186 #define _MSC_READCTRL_MODE_WS1 0x00000001UL /**< Mode W… macro
191 #define MSC_READCTRL_MODE_WS1 (_MSC_READCTRL_MODE_WS1 << 20) /**< Shifte…
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32BG22/Include/
Defr32bg22_msc.h187 #define _MSC_READCTRL_MODE_WS1 0x00000001UL /**< Mode… macro
192 #define MSC_READCTRL_MODE_WS1 (_MSC_READCTRL_MODE_WS1 << 20) /**< Shif…
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32FG13P/Include/
Defr32fg13p_msc.h150 #define _MSC_READCTRL_MODE_WS1 0x00000001UL /**< Mo… macro
155 #define MSC_READCTRL_MODE_WS1 (_MSC_READCTRL_MODE_WS1 << 24) /**< Sh…
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32BG13P/Include/
Defr32bg13p_msc.h150 #define _MSC_READCTRL_MODE_WS1 0x00000001UL /**< Mo… macro
155 #define MSC_READCTRL_MODE_WS1 (_MSC_READCTRL_MODE_WS1 << 24) /**< Sh…
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32MG24/Include/
Defr32mg24_msc.h202 #define _MSC_READCTRL_MODE_WS1 0x00000001UL /**< Mode W… macro
207 #define MSC_READCTRL_MODE_WS1 (_MSC_READCTRL_MODE_WS1 << 20) /**< Shifte…
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32PG12B/Include/
Defm32pg12b_msc.h154 #define _MSC_READCTRL_MODE_WS1 0x00000001UL /**… macro
159 #define MSC_READCTRL_MODE_WS1 (_MSC_READCTRL_MODE_WS1 << 24) /**…
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32JG12B/Include/
Defm32jg12b_msc.h154 #define _MSC_READCTRL_MODE_WS1 0x00000001UL /**… macro
159 #define MSC_READCTRL_MODE_WS1 (_MSC_READCTRL_MODE_WS1 << 24) /**…
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32MG12P/Include/
Defr32mg12p_msc.h154 #define _MSC_READCTRL_MODE_WS1 0x00000001UL /**… macro
159 #define MSC_READCTRL_MODE_WS1 (_MSC_READCTRL_MODE_WS1 << 24) /**…
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32GG11B/Include/
Defm32gg11b_msc.h186 #define _MSC_READCTRL_MODE_WS1 0x00000001UL /*… macro
191 #define MSC_READCTRL_MODE_WS1 (_MSC_READCTRL_MODE_WS1 << 24) /*…
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32GG12B/Include/
Defm32gg12b_msc.h187 #define _MSC_READCTRL_MODE_WS1 0x00000001UL /*… macro
192 #define MSC_READCTRL_MODE_WS1 (_MSC_READCTRL_MODE_WS1 << 24) /*…
Defm32gg12b110f1024iq64.h2319 #define _MSC_READCTRL_MODE_WS1 0x00000001UL /**… macro
2324 #define MSC_READCTRL_MODE_WS1 (_MSC_READCTRL_MODE_WS1 << 24) /**…
Defm32gg12b510f1024gl120.h2327 #define _MSC_READCTRL_MODE_WS1 0x00000001UL /**… macro
2332 #define MSC_READCTRL_MODE_WS1 (_MSC_READCTRL_MODE_WS1 << 24) /**…
Defm32gg12b510f1024gm64.h2327 #define _MSC_READCTRL_MODE_WS1 0x00000001UL /**… macro
2332 #define MSC_READCTRL_MODE_WS1 (_MSC_READCTRL_MODE_WS1 << 24) /**…
Defm32gg12b510f1024gl112.h2327 #define _MSC_READCTRL_MODE_WS1 0x00000001UL /**… macro
2332 #define MSC_READCTRL_MODE_WS1 (_MSC_READCTRL_MODE_WS1 << 24) /**…
Defm32gg12b530f512im64.h2327 #define _MSC_READCTRL_MODE_WS1 0x00000001UL /**… macro
2332 #define MSC_READCTRL_MODE_WS1 (_MSC_READCTRL_MODE_WS1 << 24) /**…
Defm32gg12b530f512iq64.h2327 #define _MSC_READCTRL_MODE_WS1 0x00000001UL /**… macro
2332 #define MSC_READCTRL_MODE_WS1 (_MSC_READCTRL_MODE_WS1 << 24) /**…
Defm32gg12b130f512gm64.h2319 #define _MSC_READCTRL_MODE_WS1 0x00000001UL /**… macro
2324 #define MSC_READCTRL_MODE_WS1 (_MSC_READCTRL_MODE_WS1 << 24) /**…
Defm32gg12b130f512gq64.h2319 #define _MSC_READCTRL_MODE_WS1 0x00000001UL /**… macro
2324 #define MSC_READCTRL_MODE_WS1 (_MSC_READCTRL_MODE_WS1 << 24) /**…
Defm32gg12b130f512im64.h2319 #define _MSC_READCTRL_MODE_WS1 0x00000001UL /**… macro
2324 #define MSC_READCTRL_MODE_WS1 (_MSC_READCTRL_MODE_WS1 << 24) /**…
Defm32gg12b130f512iq64.h2319 #define _MSC_READCTRL_MODE_WS1 0x00000001UL /**… macro
2324 #define MSC_READCTRL_MODE_WS1 (_MSC_READCTRL_MODE_WS1 << 24) /**…

123