Home
last modified time | relevance | path

Searched refs:_DMA_RDS_RDSCH0_DEFAULT (Results 1 – 25 of 28) sorted by relevance

12

/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32WG/Include/
Defm32wg_dma.h1368 #define _DMA_RDS_RDSCH0_DEFAULT 0x00000000UL /**< Mode … macro
1369 #define DMA_RDS_RDSCH0_DEFAULT (_DMA_RDS_RDSCH0_DEFAULT << 0) /**< Shift…
Defm32wg360f128.h1805 #define _DMA_RDS_RDSCH0_DEFAULT 0x00000000UL /**< Mode … macro
1806 #define DMA_RDS_RDSCH0_DEFAULT (_DMA_RDS_RDSCH0_DEFAULT << 0) /**< Shift…
Defm32wg360f256.h1805 #define _DMA_RDS_RDSCH0_DEFAULT 0x00000000UL /**< Mode … macro
1806 #define DMA_RDS_RDSCH0_DEFAULT (_DMA_RDS_RDSCH0_DEFAULT << 0) /**< Shift…
Defm32wg360f64.h1805 #define _DMA_RDS_RDSCH0_DEFAULT 0x00000000UL /**< Mode … macro
1806 #define DMA_RDS_RDSCH0_DEFAULT (_DMA_RDS_RDSCH0_DEFAULT << 0) /**< Shift…
Defm32wg842f128.h1885 #define _DMA_RDS_RDSCH0_DEFAULT 0x00000000UL /**< Mode … macro
1886 #define DMA_RDS_RDSCH0_DEFAULT (_DMA_RDS_RDSCH0_DEFAULT << 0) /**< Shift…
Defm32wg840f256.h1885 #define _DMA_RDS_RDSCH0_DEFAULT 0x00000000UL /**< Mode … macro
1886 #define DMA_RDS_RDSCH0_DEFAULT (_DMA_RDS_RDSCH0_DEFAULT << 0) /**< Shift…
Defm32wg840f64.h1885 #define _DMA_RDS_RDSCH0_DEFAULT 0x00000000UL /**< Mode … macro
1886 #define DMA_RDS_RDSCH0_DEFAULT (_DMA_RDS_RDSCH0_DEFAULT << 0) /**< Shift…
Defm32wg842f256.h1885 #define _DMA_RDS_RDSCH0_DEFAULT 0x00000000UL /**< Mode … macro
1886 #define DMA_RDS_RDSCH0_DEFAULT (_DMA_RDS_RDSCH0_DEFAULT << 0) /**< Shift…
Defm32wg330f256.h1893 #define _DMA_RDS_RDSCH0_DEFAULT 0x00000000UL /**< Mode … macro
1894 #define DMA_RDS_RDSCH0_DEFAULT (_DMA_RDS_RDSCH0_DEFAULT << 0) /**< Shift…
Defm32wg330f64.h1893 #define _DMA_RDS_RDSCH0_DEFAULT 0x00000000UL /**< Mode … macro
1894 #define DMA_RDS_RDSCH0_DEFAULT (_DMA_RDS_RDSCH0_DEFAULT << 0) /**< Shift…
Defm32wg332f128.h1893 #define _DMA_RDS_RDSCH0_DEFAULT 0x00000000UL /**< Mode … macro
1894 #define DMA_RDS_RDSCH0_DEFAULT (_DMA_RDS_RDSCH0_DEFAULT << 0) /**< Shift…
Defm32wg332f256.h1893 #define _DMA_RDS_RDSCH0_DEFAULT 0x00000000UL /**< Mode … macro
1894 #define DMA_RDS_RDSCH0_DEFAULT (_DMA_RDS_RDSCH0_DEFAULT << 0) /**< Shift…
Defm32wg332f64.h1893 #define _DMA_RDS_RDSCH0_DEFAULT 0x00000000UL /**< Mode … macro
1894 #define DMA_RDS_RDSCH0_DEFAULT (_DMA_RDS_RDSCH0_DEFAULT << 0) /**< Shift…
Defm32wg840f128.h1885 #define _DMA_RDS_RDSCH0_DEFAULT 0x00000000UL /**< Mode … macro
1886 #define DMA_RDS_RDSCH0_DEFAULT (_DMA_RDS_RDSCH0_DEFAULT << 0) /**< Shift…
Defm32wg940f128.h1898 #define _DMA_RDS_RDSCH0_DEFAULT 0x00000000UL /**< Mode … macro
1899 #define DMA_RDS_RDSCH0_DEFAULT (_DMA_RDS_RDSCH0_DEFAULT << 0) /**< Shift…
Defm32wg940f256.h1898 #define _DMA_RDS_RDSCH0_DEFAULT 0x00000000UL /**< Mode … macro
1899 #define DMA_RDS_RDSCH0_DEFAULT (_DMA_RDS_RDSCH0_DEFAULT << 0) /**< Shift…
Defm32wg942f128.h1898 #define _DMA_RDS_RDSCH0_DEFAULT 0x00000000UL /**< Mode … macro
1899 #define DMA_RDS_RDSCH0_DEFAULT (_DMA_RDS_RDSCH0_DEFAULT << 0) /**< Shift…
Defm32wg942f256.h1898 #define _DMA_RDS_RDSCH0_DEFAULT 0x00000000UL /**< Mode … macro
1899 #define DMA_RDS_RDSCH0_DEFAULT (_DMA_RDS_RDSCH0_DEFAULT << 0) /**< Shift…
Defm32wg942f64.h1898 #define _DMA_RDS_RDSCH0_DEFAULT 0x00000000UL /**< Mode … macro
1899 #define DMA_RDS_RDSCH0_DEFAULT (_DMA_RDS_RDSCH0_DEFAULT << 0) /**< Shift…
Defm32wg330f128.h1893 #define _DMA_RDS_RDSCH0_DEFAULT 0x00000000UL /**< Mode … macro
1894 #define DMA_RDS_RDSCH0_DEFAULT (_DMA_RDS_RDSCH0_DEFAULT << 0) /**< Shift…
Defm32wg232f256.h1880 #define _DMA_RDS_RDSCH0_DEFAULT 0x00000000UL /**< Mode … macro
1881 #define DMA_RDS_RDSCH0_DEFAULT (_DMA_RDS_RDSCH0_DEFAULT << 0) /**< Shift…
Defm32wg232f64.h1880 #define _DMA_RDS_RDSCH0_DEFAULT 0x00000000UL /**< Mode … macro
1881 #define DMA_RDS_RDSCH0_DEFAULT (_DMA_RDS_RDSCH0_DEFAULT << 0) /**< Shift…
Defm32wg940f64.h1898 #define _DMA_RDS_RDSCH0_DEFAULT 0x00000000UL /**< Mode … macro
1899 #define DMA_RDS_RDSCH0_DEFAULT (_DMA_RDS_RDSCH0_DEFAULT << 0) /**< Shift…
Defm32wg230f256.h1880 #define _DMA_RDS_RDSCH0_DEFAULT 0x00000000UL /**< Mode … macro
1881 #define DMA_RDS_RDSCH0_DEFAULT (_DMA_RDS_RDSCH0_DEFAULT << 0) /**< Shift…
Defm32wg230f64.h1880 #define _DMA_RDS_RDSCH0_DEFAULT 0x00000000UL /**< Mode … macro
1881 #define DMA_RDS_RDSCH0_DEFAULT (_DMA_RDS_RDSCH0_DEFAULT << 0) /**< Shift…

12