Home
last modified time | relevance | path

Searched refs:_DMA_LOOP1_WIDTH_DEFAULT (Results 1 – 25 of 28) sorted by relevance

12

/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32WG/Include/
Defm32wg_dma.h1444 #define _DMA_LOOP1_WIDTH_DEFAULT 0x00000000UL /**< Mode D… macro
1445 #define DMA_LOOP1_WIDTH_DEFAULT (_DMA_LOOP1_WIDTH_DEFAULT << 0) /**< Shifte…
Defm32wg360f128.h1881 #define _DMA_LOOP1_WIDTH_DEFAULT 0x00000000UL /**< Mode D… macro
1882 #define DMA_LOOP1_WIDTH_DEFAULT (_DMA_LOOP1_WIDTH_DEFAULT << 0) /**< Shifte…
Defm32wg360f256.h1881 #define _DMA_LOOP1_WIDTH_DEFAULT 0x00000000UL /**< Mode D… macro
1882 #define DMA_LOOP1_WIDTH_DEFAULT (_DMA_LOOP1_WIDTH_DEFAULT << 0) /**< Shifte…
Defm32wg360f64.h1881 #define _DMA_LOOP1_WIDTH_DEFAULT 0x00000000UL /**< Mode D… macro
1882 #define DMA_LOOP1_WIDTH_DEFAULT (_DMA_LOOP1_WIDTH_DEFAULT << 0) /**< Shifte…
Defm32wg842f128.h1961 #define _DMA_LOOP1_WIDTH_DEFAULT 0x00000000UL /**< Mode D… macro
1962 #define DMA_LOOP1_WIDTH_DEFAULT (_DMA_LOOP1_WIDTH_DEFAULT << 0) /**< Shifte…
Defm32wg840f256.h1961 #define _DMA_LOOP1_WIDTH_DEFAULT 0x00000000UL /**< Mode D… macro
1962 #define DMA_LOOP1_WIDTH_DEFAULT (_DMA_LOOP1_WIDTH_DEFAULT << 0) /**< Shifte…
Defm32wg840f64.h1961 #define _DMA_LOOP1_WIDTH_DEFAULT 0x00000000UL /**< Mode D… macro
1962 #define DMA_LOOP1_WIDTH_DEFAULT (_DMA_LOOP1_WIDTH_DEFAULT << 0) /**< Shifte…
Defm32wg842f256.h1961 #define _DMA_LOOP1_WIDTH_DEFAULT 0x00000000UL /**< Mode D… macro
1962 #define DMA_LOOP1_WIDTH_DEFAULT (_DMA_LOOP1_WIDTH_DEFAULT << 0) /**< Shifte…
Defm32wg330f256.h1969 #define _DMA_LOOP1_WIDTH_DEFAULT 0x00000000UL /**< Mode D… macro
1970 #define DMA_LOOP1_WIDTH_DEFAULT (_DMA_LOOP1_WIDTH_DEFAULT << 0) /**< Shifte…
Defm32wg330f64.h1969 #define _DMA_LOOP1_WIDTH_DEFAULT 0x00000000UL /**< Mode D… macro
1970 #define DMA_LOOP1_WIDTH_DEFAULT (_DMA_LOOP1_WIDTH_DEFAULT << 0) /**< Shifte…
Defm32wg332f128.h1969 #define _DMA_LOOP1_WIDTH_DEFAULT 0x00000000UL /**< Mode D… macro
1970 #define DMA_LOOP1_WIDTH_DEFAULT (_DMA_LOOP1_WIDTH_DEFAULT << 0) /**< Shifte…
Defm32wg332f256.h1969 #define _DMA_LOOP1_WIDTH_DEFAULT 0x00000000UL /**< Mode D… macro
1970 #define DMA_LOOP1_WIDTH_DEFAULT (_DMA_LOOP1_WIDTH_DEFAULT << 0) /**< Shifte…
Defm32wg332f64.h1969 #define _DMA_LOOP1_WIDTH_DEFAULT 0x00000000UL /**< Mode D… macro
1970 #define DMA_LOOP1_WIDTH_DEFAULT (_DMA_LOOP1_WIDTH_DEFAULT << 0) /**< Shifte…
Defm32wg840f128.h1961 #define _DMA_LOOP1_WIDTH_DEFAULT 0x00000000UL /**< Mode D… macro
1962 #define DMA_LOOP1_WIDTH_DEFAULT (_DMA_LOOP1_WIDTH_DEFAULT << 0) /**< Shifte…
Defm32wg940f128.h1974 #define _DMA_LOOP1_WIDTH_DEFAULT 0x00000000UL /**< Mode D… macro
1975 #define DMA_LOOP1_WIDTH_DEFAULT (_DMA_LOOP1_WIDTH_DEFAULT << 0) /**< Shifte…
Defm32wg940f256.h1974 #define _DMA_LOOP1_WIDTH_DEFAULT 0x00000000UL /**< Mode D… macro
1975 #define DMA_LOOP1_WIDTH_DEFAULT (_DMA_LOOP1_WIDTH_DEFAULT << 0) /**< Shifte…
Defm32wg942f128.h1974 #define _DMA_LOOP1_WIDTH_DEFAULT 0x00000000UL /**< Mode D… macro
1975 #define DMA_LOOP1_WIDTH_DEFAULT (_DMA_LOOP1_WIDTH_DEFAULT << 0) /**< Shifte…
Defm32wg942f256.h1974 #define _DMA_LOOP1_WIDTH_DEFAULT 0x00000000UL /**< Mode D… macro
1975 #define DMA_LOOP1_WIDTH_DEFAULT (_DMA_LOOP1_WIDTH_DEFAULT << 0) /**< Shifte…
Defm32wg942f64.h1974 #define _DMA_LOOP1_WIDTH_DEFAULT 0x00000000UL /**< Mode D… macro
1975 #define DMA_LOOP1_WIDTH_DEFAULT (_DMA_LOOP1_WIDTH_DEFAULT << 0) /**< Shifte…
Defm32wg330f128.h1969 #define _DMA_LOOP1_WIDTH_DEFAULT 0x00000000UL /**< Mode D… macro
1970 #define DMA_LOOP1_WIDTH_DEFAULT (_DMA_LOOP1_WIDTH_DEFAULT << 0) /**< Shifte…
Defm32wg232f256.h1956 #define _DMA_LOOP1_WIDTH_DEFAULT 0x00000000UL /**< Mode D… macro
1957 #define DMA_LOOP1_WIDTH_DEFAULT (_DMA_LOOP1_WIDTH_DEFAULT << 0) /**< Shifte…
Defm32wg232f64.h1956 #define _DMA_LOOP1_WIDTH_DEFAULT 0x00000000UL /**< Mode D… macro
1957 #define DMA_LOOP1_WIDTH_DEFAULT (_DMA_LOOP1_WIDTH_DEFAULT << 0) /**< Shifte…
Defm32wg940f64.h1974 #define _DMA_LOOP1_WIDTH_DEFAULT 0x00000000UL /**< Mode D… macro
1975 #define DMA_LOOP1_WIDTH_DEFAULT (_DMA_LOOP1_WIDTH_DEFAULT << 0) /**< Shifte…
Defm32wg230f256.h1956 #define _DMA_LOOP1_WIDTH_DEFAULT 0x00000000UL /**< Mode D… macro
1957 #define DMA_LOOP1_WIDTH_DEFAULT (_DMA_LOOP1_WIDTH_DEFAULT << 0) /**< Shifte…
Defm32wg230f64.h1956 #define _DMA_LOOP1_WIDTH_DEFAULT 0x00000000UL /**< Mode D… macro
1957 #define DMA_LOOP1_WIDTH_DEFAULT (_DMA_LOOP1_WIDTH_DEFAULT << 0) /**< Shifte…

12