Home
last modified time | relevance | path

Searched refs:_DMA_CH_CTRL_SIGSEL_I2C1TXBL (Results 1 – 25 of 28) sorted by relevance

12

/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32WG/Include/
Defm32wg_dma.h1500 #define _DMA_CH_CTRL_SIGSEL_I2C1TXBL 0x00000001UL … macro
1559 #define DMA_CH_CTRL_SIGSEL_I2C1TXBL (_DMA_CH_CTRL_SIGSEL_I2C1TXBL << 0) …
Defm32wg360f128.h1936 #define _DMA_CH_CTRL_SIGSEL_I2C1TXBL 0x00000001UL … macro
1991 #define DMA_CH_CTRL_SIGSEL_I2C1TXBL (_DMA_CH_CTRL_SIGSEL_I2C1TXBL << 0) …
Defm32wg360f256.h1936 #define _DMA_CH_CTRL_SIGSEL_I2C1TXBL 0x00000001UL … macro
1991 #define DMA_CH_CTRL_SIGSEL_I2C1TXBL (_DMA_CH_CTRL_SIGSEL_I2C1TXBL << 0) …
Defm32wg360f64.h1936 #define _DMA_CH_CTRL_SIGSEL_I2C1TXBL 0x00000001UL … macro
1991 #define DMA_CH_CTRL_SIGSEL_I2C1TXBL (_DMA_CH_CTRL_SIGSEL_I2C1TXBL << 0) …
Defm32wg842f128.h2014 #define _DMA_CH_CTRL_SIGSEL_I2C1TXBL 0x00000001UL … macro
2063 #define DMA_CH_CTRL_SIGSEL_I2C1TXBL (_DMA_CH_CTRL_SIGSEL_I2C1TXBL << 0) …
Defm32wg840f256.h2014 #define _DMA_CH_CTRL_SIGSEL_I2C1TXBL 0x00000001UL … macro
2063 #define DMA_CH_CTRL_SIGSEL_I2C1TXBL (_DMA_CH_CTRL_SIGSEL_I2C1TXBL << 0) …
Defm32wg840f64.h2014 #define _DMA_CH_CTRL_SIGSEL_I2C1TXBL 0x00000001UL … macro
2063 #define DMA_CH_CTRL_SIGSEL_I2C1TXBL (_DMA_CH_CTRL_SIGSEL_I2C1TXBL << 0) …
Defm32wg842f256.h2014 #define _DMA_CH_CTRL_SIGSEL_I2C1TXBL 0x00000001UL … macro
2063 #define DMA_CH_CTRL_SIGSEL_I2C1TXBL (_DMA_CH_CTRL_SIGSEL_I2C1TXBL << 0) …
Defm32wg330f256.h2022 #define _DMA_CH_CTRL_SIGSEL_I2C1TXBL 0x00000001UL … macro
2071 #define DMA_CH_CTRL_SIGSEL_I2C1TXBL (_DMA_CH_CTRL_SIGSEL_I2C1TXBL << 0) …
Defm32wg330f64.h2022 #define _DMA_CH_CTRL_SIGSEL_I2C1TXBL 0x00000001UL … macro
2071 #define DMA_CH_CTRL_SIGSEL_I2C1TXBL (_DMA_CH_CTRL_SIGSEL_I2C1TXBL << 0) …
Defm32wg332f128.h2022 #define _DMA_CH_CTRL_SIGSEL_I2C1TXBL 0x00000001UL … macro
2071 #define DMA_CH_CTRL_SIGSEL_I2C1TXBL (_DMA_CH_CTRL_SIGSEL_I2C1TXBL << 0) …
Defm32wg332f256.h2022 #define _DMA_CH_CTRL_SIGSEL_I2C1TXBL 0x00000001UL … macro
2071 #define DMA_CH_CTRL_SIGSEL_I2C1TXBL (_DMA_CH_CTRL_SIGSEL_I2C1TXBL << 0) …
Defm32wg332f64.h2022 #define _DMA_CH_CTRL_SIGSEL_I2C1TXBL 0x00000001UL … macro
2071 #define DMA_CH_CTRL_SIGSEL_I2C1TXBL (_DMA_CH_CTRL_SIGSEL_I2C1TXBL << 0) …
Defm32wg840f128.h2014 #define _DMA_CH_CTRL_SIGSEL_I2C1TXBL 0x00000001UL … macro
2063 #define DMA_CH_CTRL_SIGSEL_I2C1TXBL (_DMA_CH_CTRL_SIGSEL_I2C1TXBL << 0) …
Defm32wg940f128.h2027 #define _DMA_CH_CTRL_SIGSEL_I2C1TXBL 0x00000001UL … macro
2076 #define DMA_CH_CTRL_SIGSEL_I2C1TXBL (_DMA_CH_CTRL_SIGSEL_I2C1TXBL << 0) …
Defm32wg940f256.h2027 #define _DMA_CH_CTRL_SIGSEL_I2C1TXBL 0x00000001UL … macro
2076 #define DMA_CH_CTRL_SIGSEL_I2C1TXBL (_DMA_CH_CTRL_SIGSEL_I2C1TXBL << 0) …
Defm32wg942f128.h2027 #define _DMA_CH_CTRL_SIGSEL_I2C1TXBL 0x00000001UL … macro
2076 #define DMA_CH_CTRL_SIGSEL_I2C1TXBL (_DMA_CH_CTRL_SIGSEL_I2C1TXBL << 0) …
Defm32wg942f256.h2027 #define _DMA_CH_CTRL_SIGSEL_I2C1TXBL 0x00000001UL … macro
2076 #define DMA_CH_CTRL_SIGSEL_I2C1TXBL (_DMA_CH_CTRL_SIGSEL_I2C1TXBL << 0) …
Defm32wg942f64.h2027 #define _DMA_CH_CTRL_SIGSEL_I2C1TXBL 0x00000001UL … macro
2076 #define DMA_CH_CTRL_SIGSEL_I2C1TXBL (_DMA_CH_CTRL_SIGSEL_I2C1TXBL << 0) …
Defm32wg330f128.h2022 #define _DMA_CH_CTRL_SIGSEL_I2C1TXBL 0x00000001UL … macro
2071 #define DMA_CH_CTRL_SIGSEL_I2C1TXBL (_DMA_CH_CTRL_SIGSEL_I2C1TXBL << 0) …
Defm32wg232f256.h2009 #define _DMA_CH_CTRL_SIGSEL_I2C1TXBL 0x00000001UL … macro
2058 #define DMA_CH_CTRL_SIGSEL_I2C1TXBL (_DMA_CH_CTRL_SIGSEL_I2C1TXBL << 0) …
Defm32wg232f64.h2009 #define _DMA_CH_CTRL_SIGSEL_I2C1TXBL 0x00000001UL … macro
2058 #define DMA_CH_CTRL_SIGSEL_I2C1TXBL (_DMA_CH_CTRL_SIGSEL_I2C1TXBL << 0) …
Defm32wg940f64.h2027 #define _DMA_CH_CTRL_SIGSEL_I2C1TXBL 0x00000001UL … macro
2076 #define DMA_CH_CTRL_SIGSEL_I2C1TXBL (_DMA_CH_CTRL_SIGSEL_I2C1TXBL << 0) …
Defm32wg230f256.h2009 #define _DMA_CH_CTRL_SIGSEL_I2C1TXBL 0x00000001UL … macro
2058 #define DMA_CH_CTRL_SIGSEL_I2C1TXBL (_DMA_CH_CTRL_SIGSEL_I2C1TXBL << 0) …
Defm32wg230f64.h2009 #define _DMA_CH_CTRL_SIGSEL_I2C1TXBL 0x00000001UL … macro
2058 #define DMA_CH_CTRL_SIGSEL_I2C1TXBL (_DMA_CH_CTRL_SIGSEL_I2C1TXBL << 0) …

12