Home
last modified time | relevance | path

Searched refs:SMU_IF_PPUPRIV (Results 1 – 25 of 73) sorted by relevance

123

/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32FG13P/Include/
Defr32fg13p_smu.h74 #define SMU_IF_PPUPRIV (0x1UL << 0) /**< PPU Privilege Interr… macro
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32BG13P/Include/
Defr32bg13p_smu.h74 #define SMU_IF_PPUPRIV (0x1UL << 0) /**< PPU Privilege Interr… macro
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32PG12B/Include/
Defm32pg12b_smu.h74 #define SMU_IF_PPUPRIV (0x1UL << 0) /**< PPU Privilege Interr… macro
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32MG12P/Include/
Defr32mg12p_smu.h74 #define SMU_IF_PPUPRIV (0x1UL << 0) /**< PPU Privilege Interr… macro
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32JG12B/Include/
Defm32jg12b_smu.h74 #define SMU_IF_PPUPRIV (0x1UL << 0) /**< PPU Privilege Interr… macro
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32GG12B/Include/
Defm32gg12b_smu.h75 #define SMU_IF_PPUPRIV (0x1UL << 0) /**< PPU Privilege Interr… macro
Defm32gg12b390f1024gl112.h7520 #define SMU_IF_PPUPRIV (0x1UL << 0) /**< PPU Privilege Interr… macro
Defm32gg12b390f512gl112.h7520 #define SMU_IF_PPUPRIV (0x1UL << 0) /**< PPU Privilege Interr… macro
Defm32gg12b110f1024iq64.h8297 #define SMU_IF_PPUPRIV (0x1UL << 0) /**< PPU Privilege Interr… macro
Defm32gg12b510f1024gl120.h8328 #define SMU_IF_PPUPRIV (0x1UL << 0) /**< PPU Privilege Interr… macro
Defm32gg12b510f1024gm64.h8328 #define SMU_IF_PPUPRIV (0x1UL << 0) /**< PPU Privilege Interr… macro
Defm32gg12b510f1024gl112.h8328 #define SMU_IF_PPUPRIV (0x1UL << 0) /**< PPU Privilege Interr… macro
Defm32gg12b530f512im64.h8328 #define SMU_IF_PPUPRIV (0x1UL << 0) /**< PPU Privilege Interr… macro
Defm32gg12b530f512iq64.h8328 #define SMU_IF_PPUPRIV (0x1UL << 0) /**< PPU Privilege Interr… macro
Defm32gg12b130f512gm64.h8297 #define SMU_IF_PPUPRIV (0x1UL << 0) /**< PPU Privilege Interr… macro
Defm32gg12b130f512gq64.h8297 #define SMU_IF_PPUPRIV (0x1UL << 0) /**< PPU Privilege Interr… macro
Defm32gg12b130f512im64.h8297 #define SMU_IF_PPUPRIV (0x1UL << 0) /**< PPU Privilege Interr… macro
Defm32gg12b130f512iq64.h8297 #define SMU_IF_PPUPRIV (0x1UL << 0) /**< PPU Privilege Interr… macro
Defm32gg12b530f512iq100.h8328 #define SMU_IF_PPUPRIV (0x1UL << 0) /**< PPU Privilege Interr… macro
Defm32gg12b110f1024gm64.h8297 #define SMU_IF_PPUPRIV (0x1UL << 0) /**< PPU Privilege Interr… macro
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32GG11B/Include/
Defm32gg11b_smu.h75 #define SMU_IF_PPUPRIV (0x1UL << 0) /**< PPU Privilege Interr… macro
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32MG21/Include/
Defr32mg21_smu.h222 #define SMU_IF_PPUPRIV (0x1UL << 0) /**< PPU Pr… macro
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32BG22/Include/
Defr32bg22_smu.h222 #define SMU_IF_PPUPRIV (0x1UL << 0) /**< PPU Pr… macro
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32BG27/Include/
Defr32bg27_smu.h222 #define SMU_IF_PPUPRIV (0x1UL << 0) /**< PPU Pr… macro
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32MG24/Include/
Defr32mg24_smu.h222 #define SMU_IF_PPUPRIV (0x1UL << 0) /**< PPU Pr… macro

123