Home
last modified time | relevance | path

Searched refs:RAM1_MEM_END (Results 1 – 25 of 184) sorted by relevance

12345678

/hal_silabs-3.5.0/gecko/emlib/src/
Dem_emu.c1653 #if defined(RAM1_MEM_END) in EMU_RamPowerDown()
1655 if (end > RAM1_MEM_END) { in EMU_RamPowerDown()
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32GG12B/Include/
Defm32gg12b830f512gm64.h176 #define RAM1_MEM_END (0x2001FFFFUL) /**< RAM1 end address */ macro
Defm32gg12b830f512iq100.h176 #define RAM1_MEM_END (0x2001FFFFUL) /**< RAM1 end address */ macro
Defm32gg12b430f512il112.h176 #define RAM1_MEM_END (0x2001FFFFUL) /**< RAM1 end address */ macro
Defm32gg12b430f512il120.h176 #define RAM1_MEM_END (0x2001FFFFUL) /**< RAM1 end address */ macro
Defm32gg12b430f512iq64.h176 #define RAM1_MEM_END (0x2001FFFFUL) /**< RAM1 end address */ macro
Defm32gg12b810f1024im64.h176 #define RAM1_MEM_END (0x2001FFFFUL) /**< RAM1 end address */ macro
Defm32gg12b810f1024iq64.h176 #define RAM1_MEM_END (0x2001FFFFUL) /**< RAM1 end address */ macro
Defm32gg12b830f512gl112.h176 #define RAM1_MEM_END (0x2001FFFFUL) /**< RAM1 end address */ macro
Defm32gg12b830f512gq100.h176 #define RAM1_MEM_END (0x2001FFFFUL) /**< RAM1 end address */ macro
Defm32gg12b830f512gq64.h176 #define RAM1_MEM_END (0x2001FFFFUL) /**< RAM1 end address */ macro
Defm32gg12b830f512il112.h176 #define RAM1_MEM_END (0x2001FFFFUL) /**< RAM1 end address */ macro
Defm32gg12b830f512il120.h176 #define RAM1_MEM_END (0x2001FFFFUL) /**< RAM1 end address */ macro
Defm32gg12b830f512im64.h176 #define RAM1_MEM_END (0x2001FFFFUL) /**< RAM1 end address */ macro
Defm32gg12b410f1024gm64.h176 #define RAM1_MEM_END (0x2001FFFFUL) /**< RAM1 end address */ macro
Defm32gg12b430f512gq100.h176 #define RAM1_MEM_END (0x2001FFFFUL) /**< RAM1 end address */ macro
Defm32gg12b430f512gq64.h176 #define RAM1_MEM_END (0x2001FFFFUL) /**< RAM1 end address */ macro
Defm32gg12b810f1024gq100.h176 #define RAM1_MEM_END (0x2001FFFFUL) /**< RAM1 end address */ macro
Defm32gg12b810f1024gq64.h176 #define RAM1_MEM_END (0x2001FFFFUL) /**< RAM1 end address */ macro
Defm32gg12b810f1024il112.h176 #define RAM1_MEM_END (0x2001FFFFUL) /**< RAM1 end address */ macro
Defm32gg12b810f1024iq100.h176 #define RAM1_MEM_END (0x2001FFFFUL) /**< RAM1 end address */ macro
Defm32gg12b410f1024il112.h176 #define RAM1_MEM_END (0x2001FFFFUL) /**< RAM1 end address */ macro
Defm32gg12b410f1024iq64.h176 #define RAM1_MEM_END (0x2001FFFFUL) /**< RAM1 end address */ macro
Defm32gg12b430f512gl112.h176 #define RAM1_MEM_END (0x2001FFFFUL) /**< RAM1 end address */ macro
Defm32gg12b430f512gm64.h176 #define RAM1_MEM_END (0x2001FFFFUL) /**< RAM1 end address */ macro

12345678