Home
last modified time | relevance | path

Searched refs:PPUSATD0_CLR (Results 1 – 8 of 8) sorted by relevance

/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32BG27/Source/
Dsystem_efr32bg27.c173 SMU->PPUSATD0_CLR = _SMU_PPUSATD0_MASK; in SystemInit()
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32BG22/Source/
Dsystem_efr32bg22.c173 SMU->PPUSATD0_CLR = _SMU_PPUSATD0_MASK; in SystemInit()
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32MG21/Source/
Dsystem_efr32mg21.c173 SMU->PPUSATD0_CLR = _SMU_PPUSATD0_MASK; in SystemInit()
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32MG24/Source/
Dsystem_efr32mg24.c173 SMU->PPUSATD0_CLR = _SMU_PPUSATD0_MASK; in SystemInit()
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32MG21/Include/
Defr32mg21_smu.h121 …__IOM uint32_t PPUSATD0_CLR; /**< Secure Access … member
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32BG22/Include/
Defr32bg22_smu.h121 …__IOM uint32_t PPUSATD0_CLR; /**< PPU SATD Register 0 … member
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32BG27/Include/
Defr32bg27_smu.h121 …__IOM uint32_t PPUSATD0_CLR; /**< PPU SATD Register 0 … member
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32MG24/Include/
Defr32mg24_smu.h121 …__IOM uint32_t PPUSATD0_CLR; /**< Secure Access … member