/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32HG/Include/ |
D | efm32hg_msc.h | 98 #define MSC_READCTRL_MODE_WS0 (_MSC_READCTRL_MODE_WS0 << 0) /**< Shifted mo… macro
|
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32WG/Include/ |
D | efm32wg_msc.h | 101 #define MSC_READCTRL_MODE_WS0 (_MSC_READCTRL_MODE_WS0 << 0) /**< Shif… macro
|
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32PG1B/Include/ |
D | efm32pg1b_msc.h | 141 #define MSC_READCTRL_MODE_WS0 (_MSC_READCTRL_MODE_WS0 << 24) /**< Shifted … macro
|
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32FG1P/Include/ |
D | efr32fg1p_msc.h | 141 #define MSC_READCTRL_MODE_WS0 (_MSC_READCTRL_MODE_WS0 << 24) /**< Shifted … macro
|
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32MG21/Include/ |
D | efr32mg21_msc.h | 195 #define MSC_READCTRL_MODE_WS0 (_MSC_READCTRL_MODE_WS0 << 20) /**< Shif… macro
|
/hal_silabs-3.5.0/gecko/emlib/src/ |
D | em_msc.c | 835 if ((mscReadCtrl == MSC_READCTRL_MODE_WS0) && (execConfig->scbtEn)) { in MSC_ExecConfigSet() 840 mscReadCtrl |= MSC_READCTRL_MODE_WS0; in MSC_ExecConfigSet()
|
D | em_cmu.c | 4506 flashWs = MSC_READCTRL_MODE_WS0; in getWaitStatesByFrequencyAndVScale() 4528 flashWs = MSC_READCTRL_MODE_WS0; in getWaitStatesByFrequencyAndVScale() 5770 case MSC_READCTRL_MODE_WS0: in flashWaitStateControl() 5794 mode = (scbtpEn ? MSC_READCTRL_MODE_WS0SCBTP : MSC_READCTRL_MODE_WS0); in flashWaitStateControl()
|
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32BG27/Include/ |
D | efr32bg27_msc.h | 190 #define MSC_READCTRL_MODE_WS0 (_MSC_READCTRL_MODE_WS0 << 20) /**< Shifte… macro
|
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32BG22/Include/ |
D | efr32bg22_msc.h | 191 #define MSC_READCTRL_MODE_WS0 (_MSC_READCTRL_MODE_WS0 << 20) /**< Shif… macro
|
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32FG13P/Include/ |
D | efr32fg13p_msc.h | 153 #define MSC_READCTRL_MODE_WS0 (_MSC_READCTRL_MODE_WS0 << 24) /**< Sh… macro
|
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32BG13P/Include/ |
D | efr32bg13p_msc.h | 153 #define MSC_READCTRL_MODE_WS0 (_MSC_READCTRL_MODE_WS0 << 24) /**< Sh… macro
|
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32MG24/Include/ |
D | efr32mg24_msc.h | 206 #define MSC_READCTRL_MODE_WS0 (_MSC_READCTRL_MODE_WS0 << 20) /**< Shifte… macro
|
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32PG12B/Include/ |
D | efm32pg12b_msc.h | 157 #define MSC_READCTRL_MODE_WS0 (_MSC_READCTRL_MODE_WS0 << 24) /**… macro
|
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32JG12B/Include/ |
D | efm32jg12b_msc.h | 157 #define MSC_READCTRL_MODE_WS0 (_MSC_READCTRL_MODE_WS0 << 24) /**… macro
|
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32MG12P/Include/ |
D | efr32mg12p_msc.h | 157 #define MSC_READCTRL_MODE_WS0 (_MSC_READCTRL_MODE_WS0 << 24) /**… macro
|
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32GG11B/Include/ |
D | efm32gg11b_msc.h | 189 #define MSC_READCTRL_MODE_WS0 (_MSC_READCTRL_MODE_WS0 << 24) /*… macro
|
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32GG12B/Include/ |
D | efm32gg12b_msc.h | 190 #define MSC_READCTRL_MODE_WS0 (_MSC_READCTRL_MODE_WS0 << 24) /*… macro
|
D | efm32gg12b110f1024iq64.h | 2322 #define MSC_READCTRL_MODE_WS0 (_MSC_READCTRL_MODE_WS0 << 24) /**… macro
|
D | efm32gg12b510f1024gl120.h | 2330 #define MSC_READCTRL_MODE_WS0 (_MSC_READCTRL_MODE_WS0 << 24) /**… macro
|
D | efm32gg12b510f1024gm64.h | 2330 #define MSC_READCTRL_MODE_WS0 (_MSC_READCTRL_MODE_WS0 << 24) /**… macro
|
D | efm32gg12b510f1024gl112.h | 2330 #define MSC_READCTRL_MODE_WS0 (_MSC_READCTRL_MODE_WS0 << 24) /**… macro
|
D | efm32gg12b530f512im64.h | 2330 #define MSC_READCTRL_MODE_WS0 (_MSC_READCTRL_MODE_WS0 << 24) /**… macro
|
D | efm32gg12b530f512iq64.h | 2330 #define MSC_READCTRL_MODE_WS0 (_MSC_READCTRL_MODE_WS0 << 24) /**… macro
|
D | efm32gg12b130f512gm64.h | 2322 #define MSC_READCTRL_MODE_WS0 (_MSC_READCTRL_MODE_WS0 << 24) /**… macro
|
D | efm32gg12b130f512gq64.h | 2322 #define MSC_READCTRL_MODE_WS0 (_MSC_READCTRL_MODE_WS0 << 24) /**… macro
|