Home
last modified time | relevance | path

Searched refs:EMU_DCDCSYNC_DCDCCTRLBUSY (Results 1 – 25 of 72) sorted by relevance

123

/hal_silabs-3.5.0/gecko/emlib/src/
Dem_emu.c2781 while ((EMU->DCDCSYNC & EMU_DCDCSYNC_DCDCCTRLBUSY) != 0U) { in EMU_DCDCModeSet()
2816 while ((EMU->DCDCSYNC & EMU_DCDCSYNC_DCDCCTRLBUSY) != 0U) { in EMU_DCDCModeSet()
2825 while ((EMU->DCDCSYNC & EMU_DCDCSYNC_DCDCCTRLBUSY) != 0UL) { in EMU_DCDCModeSet()
2832 while ((EMU->DCDCSYNC & EMU_DCDCSYNC_DCDCCTRLBUSY) != 0U) { in EMU_DCDCModeSet()
2859 while ((EMU->DCDCSYNC & EMU_DCDCSYNC_DCDCCTRLBUSY) != 0UL) { in EMU_DCDCModeEM23Set()
2901 while ((EMU->DCDCSYNC & EMU_DCDCSYNC_DCDCCTRLBUSY) != 0U) { in EMU_DCDCPowerOff()
2937 while ((EMU->DCDCSYNC & EMU_DCDCSYNC_DCDCCTRLBUSY) != 0U) { in EMU_DCDCConductionModeSet()
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32FG1P/Include/
Defr32fg1p_emu.h924 #define EMU_DCDCSYNC_DCDCCTRLBUSY (0x1UL << 0) /**<… macro
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32PG1B/Include/
Defm32pg1b_emu.h924 #define EMU_DCDCSYNC_DCDCCTRLBUSY (0x1UL << 0) /**<… macro
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32PG12B/Include/
Defm32pg12b_emu.h1017 #define EMU_DCDCSYNC_DCDCCTRLBUSY (0x1UL << 0) … macro
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32JG12B/Include/
Defm32jg12b_emu.h1017 #define EMU_DCDCSYNC_DCDCCTRLBUSY (0x1UL << 0) … macro
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32BG13P/Include/
Defr32bg13p_emu.h1000 #define EMU_DCDCSYNC_DCDCCTRLBUSY (0x1UL << 0) … macro
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32MG12P/Include/
Defr32mg12p_emu.h1017 #define EMU_DCDCSYNC_DCDCCTRLBUSY (0x1UL << 0) … macro
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFR32FG13P/Include/
Defr32fg13p_emu.h1000 #define EMU_DCDCSYNC_DCDCCTRLBUSY (0x1UL << 0) … macro
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32GG12B/Include/
Defm32gg12b_emu.h1128 #define EMU_DCDCSYNC_DCDCCTRLBUSY (0x1UL << 0) … macro
Defm32gg12b390f1024gl112.h3204 #define EMU_DCDCSYNC_DCDCCTRLBUSY (0x1UL << 0) … macro
Defm32gg12b390f512gl112.h3204 #define EMU_DCDCSYNC_DCDCCTRLBUSY (0x1UL << 0) … macro
Defm32gg12b110f1024iq64.h4035 #define EMU_DCDCSYNC_DCDCCTRLBUSY (0x1UL << 0) … macro
Defm32gg12b510f1024gl120.h4043 #define EMU_DCDCSYNC_DCDCCTRLBUSY (0x1UL << 0) … macro
Defm32gg12b510f1024gm64.h4043 #define EMU_DCDCSYNC_DCDCCTRLBUSY (0x1UL << 0) … macro
Defm32gg12b510f1024gl112.h4043 #define EMU_DCDCSYNC_DCDCCTRLBUSY (0x1UL << 0) … macro
Defm32gg12b530f512im64.h4043 #define EMU_DCDCSYNC_DCDCCTRLBUSY (0x1UL << 0) … macro
Defm32gg12b530f512iq64.h4043 #define EMU_DCDCSYNC_DCDCCTRLBUSY (0x1UL << 0) … macro
Defm32gg12b130f512gm64.h4035 #define EMU_DCDCSYNC_DCDCCTRLBUSY (0x1UL << 0) … macro
Defm32gg12b130f512gq64.h4035 #define EMU_DCDCSYNC_DCDCCTRLBUSY (0x1UL << 0) … macro
Defm32gg12b130f512im64.h4035 #define EMU_DCDCSYNC_DCDCCTRLBUSY (0x1UL << 0) … macro
Defm32gg12b130f512iq64.h4035 #define EMU_DCDCSYNC_DCDCCTRLBUSY (0x1UL << 0) … macro
Defm32gg12b530f512iq100.h4043 #define EMU_DCDCSYNC_DCDCCTRLBUSY (0x1UL << 0) … macro
Defm32gg12b110f1024gm64.h4035 #define EMU_DCDCSYNC_DCDCCTRLBUSY (0x1UL << 0) … macro
Defm32gg12b110f1024gq64.h4035 #define EMU_DCDCSYNC_DCDCCTRLBUSY (0x1UL << 0) … macro
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32GG11B/Include/
Defm32gg11b_emu.h1136 #define EMU_DCDCSYNC_DCDCCTRLBUSY (0x1UL << 0) … macro

123