Home
last modified time | relevance | path

Searched refs:DMA_CHWAITSTATUS_CH5WAITSTATUS (Results 1 – 25 of 35) sorted by relevance

12

/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32HG/Include/
Defm32hg_dma.h183 #define DMA_CHWAITSTATUS_CH5WAITSTATUS (0x1UL << 5) … macro
Defm32hg321f32.h543 #define DMA_CHWAITSTATUS_CH5WAITSTATUS (0x1UL << 5) … macro
Defm32hg321f64.h543 #define DMA_CHWAITSTATUS_CH5WAITSTATUS (0x1UL << 5) … macro
Defm32hg108f32.h589 #define DMA_CHWAITSTATUS_CH5WAITSTATUS (0x1UL << 5) … macro
Defm32hg108f64.h589 #define DMA_CHWAITSTATUS_CH5WAITSTATUS (0x1UL << 5) … macro
Defm32hg308f32.h601 #define DMA_CHWAITSTATUS_CH5WAITSTATUS (0x1UL << 5) … macro
Defm32hg308f64.h601 #define DMA_CHWAITSTATUS_CH5WAITSTATUS (0x1UL << 5) … macro
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32WG/Include/
Defm32wg_dma.h191 #define DMA_CHWAITSTATUS_CH5WAITSTATUS (0x1UL << 5) … macro
Defm32wg360f128.h628 #define DMA_CHWAITSTATUS_CH5WAITSTATUS (0x1UL << 5) … macro
Defm32wg360f256.h628 #define DMA_CHWAITSTATUS_CH5WAITSTATUS (0x1UL << 5) … macro
Defm32wg360f64.h628 #define DMA_CHWAITSTATUS_CH5WAITSTATUS (0x1UL << 5) … macro
Defm32wg842f128.h708 #define DMA_CHWAITSTATUS_CH5WAITSTATUS (0x1UL << 5) … macro
Defm32wg840f256.h708 #define DMA_CHWAITSTATUS_CH5WAITSTATUS (0x1UL << 5) … macro
Defm32wg840f64.h708 #define DMA_CHWAITSTATUS_CH5WAITSTATUS (0x1UL << 5) … macro
Defm32wg842f256.h708 #define DMA_CHWAITSTATUS_CH5WAITSTATUS (0x1UL << 5) … macro
Defm32wg330f256.h716 #define DMA_CHWAITSTATUS_CH5WAITSTATUS (0x1UL << 5) … macro
Defm32wg330f64.h716 #define DMA_CHWAITSTATUS_CH5WAITSTATUS (0x1UL << 5) … macro
Defm32wg332f128.h716 #define DMA_CHWAITSTATUS_CH5WAITSTATUS (0x1UL << 5) … macro
Defm32wg332f256.h716 #define DMA_CHWAITSTATUS_CH5WAITSTATUS (0x1UL << 5) … macro
Defm32wg332f64.h716 #define DMA_CHWAITSTATUS_CH5WAITSTATUS (0x1UL << 5) … macro
Defm32wg840f128.h708 #define DMA_CHWAITSTATUS_CH5WAITSTATUS (0x1UL << 5) … macro
Defm32wg940f128.h721 #define DMA_CHWAITSTATUS_CH5WAITSTATUS (0x1UL << 5) … macro
Defm32wg940f256.h721 #define DMA_CHWAITSTATUS_CH5WAITSTATUS (0x1UL << 5) … macro
Defm32wg942f128.h721 #define DMA_CHWAITSTATUS_CH5WAITSTATUS (0x1UL << 5) … macro
Defm32wg942f256.h721 #define DMA_CHWAITSTATUS_CH5WAITSTATUS (0x1UL << 5) … macro

12