Home
last modified time | relevance | path

Searched refs:DMA_CHSWREQ_CH4SWREQ (Results 1 – 25 of 35) sorted by relevance

12

/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32HG/Include/
Defm32hg_dma.h212 #define DMA_CHSWREQ_CH4SWREQ (0x1UL << 4) /**< C… macro
Defm32hg321f32.h572 #define DMA_CHSWREQ_CH4SWREQ (0x1UL << 4) /**< C… macro
Defm32hg321f64.h572 #define DMA_CHSWREQ_CH4SWREQ (0x1UL << 4) /**< C… macro
Defm32hg108f32.h618 #define DMA_CHSWREQ_CH4SWREQ (0x1UL << 4) /**< C… macro
Defm32hg108f64.h618 #define DMA_CHSWREQ_CH4SWREQ (0x1UL << 4) /**< C… macro
Defm32hg308f32.h630 #define DMA_CHSWREQ_CH4SWREQ (0x1UL << 4) /**< C… macro
Defm32hg308f64.h630 #define DMA_CHSWREQ_CH4SWREQ (0x1UL << 4) /**< C… macro
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32WG/Include/
Defm32wg_dma.h250 #define DMA_CHSWREQ_CH4SWREQ (0x1UL << 4) /**<… macro
Defm32wg360f128.h687 #define DMA_CHSWREQ_CH4SWREQ (0x1UL << 4) /**<… macro
Defm32wg360f256.h687 #define DMA_CHSWREQ_CH4SWREQ (0x1UL << 4) /**<… macro
Defm32wg360f64.h687 #define DMA_CHSWREQ_CH4SWREQ (0x1UL << 4) /**<… macro
Defm32wg842f128.h767 #define DMA_CHSWREQ_CH4SWREQ (0x1UL << 4) /**<… macro
Defm32wg840f256.h767 #define DMA_CHSWREQ_CH4SWREQ (0x1UL << 4) /**<… macro
Defm32wg840f64.h767 #define DMA_CHSWREQ_CH4SWREQ (0x1UL << 4) /**<… macro
Defm32wg842f256.h767 #define DMA_CHSWREQ_CH4SWREQ (0x1UL << 4) /**<… macro
Defm32wg330f256.h775 #define DMA_CHSWREQ_CH4SWREQ (0x1UL << 4) /**<… macro
Defm32wg330f64.h775 #define DMA_CHSWREQ_CH4SWREQ (0x1UL << 4) /**<… macro
Defm32wg332f128.h775 #define DMA_CHSWREQ_CH4SWREQ (0x1UL << 4) /**<… macro
Defm32wg332f256.h775 #define DMA_CHSWREQ_CH4SWREQ (0x1UL << 4) /**<… macro
Defm32wg332f64.h775 #define DMA_CHSWREQ_CH4SWREQ (0x1UL << 4) /**<… macro
Defm32wg840f128.h767 #define DMA_CHSWREQ_CH4SWREQ (0x1UL << 4) /**<… macro
Defm32wg940f128.h780 #define DMA_CHSWREQ_CH4SWREQ (0x1UL << 4) /**<… macro
Defm32wg940f256.h780 #define DMA_CHSWREQ_CH4SWREQ (0x1UL << 4) /**<… macro
Defm32wg942f128.h780 #define DMA_CHSWREQ_CH4SWREQ (0x1UL << 4) /**<… macro
Defm32wg942f256.h780 #define DMA_CHSWREQ_CH4SWREQ (0x1UL << 4) /**<… macro

12