Home
last modified time | relevance | path

Searched refs:DMA_CHSREQSTATUS_CH4SREQSTATUS (Results 1 – 25 of 35) sorted by relevance

12

/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32HG/Include/
Defm32hg_dma.h633 #define DMA_CHSREQSTATUS_CH4SREQSTATUS (0x1UL << 4) … macro
Defm32hg321f32.h993 #define DMA_CHSREQSTATUS_CH4SREQSTATUS (0x1UL << 4) … macro
Defm32hg321f64.h993 #define DMA_CHSREQSTATUS_CH4SREQSTATUS (0x1UL << 4) … macro
Defm32hg108f32.h1039 #define DMA_CHSREQSTATUS_CH4SREQSTATUS (0x1UL << 4) … macro
Defm32hg108f64.h1039 #define DMA_CHSREQSTATUS_CH4SREQSTATUS (0x1UL << 4) … macro
Defm32hg308f32.h1051 #define DMA_CHSREQSTATUS_CH4SREQSTATUS (0x1UL << 4) … macro
Defm32hg308f64.h1051 #define DMA_CHSREQSTATUS_CH4SREQSTATUS (0x1UL << 4) … macro
/hal_silabs-3.5.0/gecko/Device/SiliconLabs/EFM32WG/Include/
Defm32wg_dma.h1031 #define DMA_CHSREQSTATUS_CH4SREQSTATUS (0x1UL << 4) … macro
Defm32wg360f128.h1468 #define DMA_CHSREQSTATUS_CH4SREQSTATUS (0x1UL << 4) … macro
Defm32wg360f256.h1468 #define DMA_CHSREQSTATUS_CH4SREQSTATUS (0x1UL << 4) … macro
Defm32wg360f64.h1468 #define DMA_CHSREQSTATUS_CH4SREQSTATUS (0x1UL << 4) … macro
Defm32wg842f128.h1548 #define DMA_CHSREQSTATUS_CH4SREQSTATUS (0x1UL << 4) … macro
Defm32wg840f256.h1548 #define DMA_CHSREQSTATUS_CH4SREQSTATUS (0x1UL << 4) … macro
Defm32wg840f64.h1548 #define DMA_CHSREQSTATUS_CH4SREQSTATUS (0x1UL << 4) … macro
Defm32wg842f256.h1548 #define DMA_CHSREQSTATUS_CH4SREQSTATUS (0x1UL << 4) … macro
Defm32wg330f256.h1556 #define DMA_CHSREQSTATUS_CH4SREQSTATUS (0x1UL << 4) … macro
Defm32wg330f64.h1556 #define DMA_CHSREQSTATUS_CH4SREQSTATUS (0x1UL << 4) … macro
Defm32wg332f128.h1556 #define DMA_CHSREQSTATUS_CH4SREQSTATUS (0x1UL << 4) … macro
Defm32wg332f256.h1556 #define DMA_CHSREQSTATUS_CH4SREQSTATUS (0x1UL << 4) … macro
Defm32wg332f64.h1556 #define DMA_CHSREQSTATUS_CH4SREQSTATUS (0x1UL << 4) … macro
Defm32wg840f128.h1548 #define DMA_CHSREQSTATUS_CH4SREQSTATUS (0x1UL << 4) … macro
Defm32wg940f128.h1561 #define DMA_CHSREQSTATUS_CH4SREQSTATUS (0x1UL << 4) … macro
Defm32wg940f256.h1561 #define DMA_CHSREQSTATUS_CH4SREQSTATUS (0x1UL << 4) … macro
Defm32wg942f128.h1561 #define DMA_CHSREQSTATUS_CH4SREQSTATUS (0x1UL << 4) … macro
Defm32wg942f256.h1561 #define DMA_CHSREQSTATUS_CH4SREQSTATUS (0x1UL << 4) … macro

12