Home
last modified time | relevance | path

Searched refs:CSSELR (Results 1 – 2 of 2) sorted by relevance

/hal_rpi_pico-latest/src/rp2_common/cmsis/stub/CMSIS/Core/Include/m-profile/
Darmv7m_cachel1.h148 SCB->CSSELR = 0U; /* select Level 1 data cache */ in SCB_EnableDCache()
192 SCB->CSSELR = 0U; /* select Level 1 data cache */ in SCB_DisableDCache()
254 SCB->CSSELR = 0U; /* select Level 1 data cache */ in SCB_InvalidateDCache()
289 SCB->CSSELR = 0U; /* select Level 1 data cache */ in SCB_CleanDCache()
324 SCB->CSSELR = 0U; /* select Level 1 data cache */ in SCB_CleanInvalidateDCache()
/hal_rpi_pico-latest/src/rp2_common/cmsis/stub/CMSIS/Core/Include/
Dcore_cm33.h545 __IOM uint32_t CSSELR; /*!< Offset: 0x084 (R/W) Cache Size Selection Register */ member