Home
last modified time | relevance | path

Searched refs:pclkb (Results 1 – 20 of 20) sorted by relevance

/hal_renesas-latest/zephyr/ra/ra_cfg/fsp_cfg/bsp/ra2l1/
Dbsp_clock_cfg.h33 #define BSP_CFG_PCLKB_DIV RA_CGC_CLK_DIV(DT_NODELABEL(pclkb), div, 2)
/hal_renesas-latest/zephyr/ra/ra_cfg/fsp_cfg/bsp/ra2a1/
Dbsp_clock_cfg.h33 #define BSP_CFG_PCLKB_DIV RA_CGC_CLK_DIV(DT_NODELABEL(pclkb), div, 2)
/hal_renesas-latest/zephyr/ra/ra_cfg/fsp_cfg/bsp/ra4w1/
Dbsp_clock_cfg.h44 #define BSP_CFG_PCLKB_DIV RA_CGC_CLK_DIV(DT_NODELABEL(pclkb), div, 2)
/hal_renesas-latest/zephyr/ra/ra_cfg/fsp_cfg/bsp/ra6m1/
Dbsp_clock_cfg.h42 #define BSP_CFG_PCLKB_DIV RA_CGC_CLK_DIV(DT_NODELABEL(pclkb), div, 4)
/hal_renesas-latest/zephyr/ra/ra_cfg/fsp_cfg/bsp/ra6m2/
Dbsp_clock_cfg.h42 #define BSP_CFG_PCLKB_DIV RA_CGC_CLK_DIV(DT_NODELABEL(pclkb), div, 4)
/hal_renesas-latest/zephyr/ra/ra_cfg/fsp_cfg/bsp/ra4m1/
Dbsp_clock_cfg.h44 #define BSP_CFG_PCLKB_DIV RA_CGC_CLK_DIV(DT_NODELABEL(pclkb), div, 2)
/hal_renesas-latest/zephyr/ra/ra_cfg/fsp_cfg/bsp/ra6m3/
Dbsp_clock_cfg.h42 #define BSP_CFG_PCLKB_DIV RA_CGC_CLK_DIV(DT_NODELABEL(pclkb), div, 4)
/hal_renesas-latest/zephyr/ra/ra_cfg/fsp_cfg/bsp/ra4m2/
Dbsp_clock_cfg.h52 #define BSP_CFG_PCLKB_DIV RA_CGC_CLK_DIV(DT_NODELABEL(pclkb), div, 4)
/hal_renesas-latest/zephyr/ra/ra_cfg/fsp_cfg/bsp/ra4m3/
Dbsp_clock_cfg.h52 #define BSP_CFG_PCLKB_DIV RA_CGC_CLK_DIV(DT_NODELABEL(pclkb), div, 4)
/hal_renesas-latest/zephyr/ra/ra_cfg/fsp_cfg/bsp/ra6e1/
Dbsp_clock_cfg.h52 #define BSP_CFG_PCLKB_DIV RA_CGC_CLK_DIV(DT_NODELABEL(pclkb), div, 4)
/hal_renesas-latest/zephyr/ra/ra_cfg/fsp_cfg/bsp/ra4e1/
Dbsp_clock_cfg.h52 #define BSP_CFG_PCLKB_DIV RA_CGC_CLK_DIV(DT_NODELABEL(pclkb), div, 4)
/hal_renesas-latest/zephyr/ra/ra_cfg/fsp_cfg/bsp/ra6e2/
Dbsp_clock_cfg.h41 #define BSP_CFG_PCLKB_DIV RA_CGC_CLK_DIV(DT_NODELABEL(pclkb), div, 4)
/hal_renesas-latest/zephyr/ra/ra_cfg/fsp_cfg/bsp/ra4e2/
Dbsp_clock_cfg.h42 #define BSP_CFG_PCLKB_DIV RA_CGC_CLK_DIV(DT_NODELABEL(pclkb), div, 4)
/hal_renesas-latest/zephyr/ra/ra_cfg/fsp_cfg/bsp/ra4l1/
Dbsp_clock_cfg.h50 #define BSP_CFG_PCLKB_DIV RA_CGC_CLK_DIV(DT_NODELABEL(pclkb), div, 2)
/hal_renesas-latest/zephyr/ra/ra_cfg/fsp_cfg/bsp/ra6m4/
Dbsp_clock_cfg.h52 #define BSP_CFG_PCLKB_DIV RA_CGC_CLK_DIV(DT_NODELABEL(pclkb), div, 4)
/hal_renesas-latest/zephyr/ra/ra_cfg/fsp_cfg/bsp/ra6m5/
Dbsp_clock_cfg.h52 #define BSP_CFG_PCLKB_DIV RA_CGC_CLK_DIV(DT_NODELABEL(pclkb), div, 4)
/hal_renesas-latest/zephyr/ra/ra_cfg/fsp_cfg/bsp/ra8t1/
Dbsp_clock_cfg.h72 #define BSP_CFG_PCLKB_DIV RA_CGC_CLK_DIV(DT_NODELABEL(pclkb), div, 8)
/hal_renesas-latest/zephyr/ra/ra_cfg/fsp_cfg/bsp/ra8d1/
Dbsp_clock_cfg.h73 #define BSP_CFG_PCLKB_DIV RA_CGC_CLK_DIV(DT_NODELABEL(pclkb), div, 8)
/hal_renesas-latest/zephyr/ra/ra_cfg/fsp_cfg/bsp/ra8m1/
Dbsp_clock_cfg.h73 #define BSP_CFG_PCLKB_DIV RA_CGC_CLK_DIV(DT_NODELABEL(pclkb), div, 8)
/hal_renesas-latest/drivers/ra/fsp/src/r_iic_master/
Dr_iic_master.c825 uint32_t pclkb = (IIC_MASTER_SYSDIVCK_PCLKB_MASK & sysdiccr) >> 8U; in iic_master_run_hw_master() local
827 uint32_t timeout_count = ((1U << (pclkb - iclk)) * p_ctrl->p_reg->ICBRL) >> 2U; in iic_master_run_hw_master()