Home
last modified time | relevance | path

Searched refs:freq (Results 1 – 6 of 6) sorted by relevance

/hal_renesas-latest/zephyr/ra/ra_cfg/fsp_cfg/bsp/ra8t1/
Dbsp_clock_cfg.h43 #define BSP_CFG_PLL1P_FREQUENCY_HZ (RA_CGC_PROP_HAS_STATUS_OKAY_OR(DT_NODELABEL(pllp), freq, 0))
45 #define BSP_CFG_PLL1Q_FREQUENCY_HZ (RA_CGC_PROP_HAS_STATUS_OKAY_OR(DT_NODELABEL(pllq), freq, 0))
47 #define BSP_CFG_PLL1R_FREQUENCY_HZ (RA_CGC_PROP_HAS_STATUS_OKAY_OR(DT_NODELABEL(pllr), freq, 0))
61 #define BSP_CFG_PLL2P_FREQUENCY_HZ (RA_CGC_PROP_HAS_STATUS_OKAY_OR(DT_NODELABEL(pll2p), freq, 0))
63 #define BSP_CFG_PLL2Q_FREQUENCY_HZ (RA_CGC_PROP_HAS_STATUS_OKAY_OR(DT_NODELABEL(pll2q), freq, 0))
65 #define BSP_CFG_PLL2R_FREQUENCY_HZ (RA_CGC_PROP_HAS_STATUS_OKAY_OR(DT_NODELABEL(pll2r), freq, 0))
/hal_renesas-latest/zephyr/ra/ra_cfg/fsp_cfg/bsp/ra8d1/
Dbsp_clock_cfg.h44 #define BSP_CFG_PLL1P_FREQUENCY_HZ (RA_CGC_PROP_HAS_STATUS_OKAY_OR(DT_NODELABEL(pllp), freq, 0))
46 #define BSP_CFG_PLL1Q_FREQUENCY_HZ (RA_CGC_PROP_HAS_STATUS_OKAY_OR(DT_NODELABEL(pllq), freq, 0))
48 #define BSP_CFG_PLL1R_FREQUENCY_HZ (RA_CGC_PROP_HAS_STATUS_OKAY_OR(DT_NODELABEL(pllr), freq, 0))
62 #define BSP_CFG_PLL2P_FREQUENCY_HZ (RA_CGC_PROP_HAS_STATUS_OKAY_OR(DT_NODELABEL(pll2p), freq, 0))
64 #define BSP_CFG_PLL2Q_FREQUENCY_HZ (RA_CGC_PROP_HAS_STATUS_OKAY_OR(DT_NODELABEL(pll2q), freq, 0))
66 #define BSP_CFG_PLL2R_FREQUENCY_HZ (RA_CGC_PROP_HAS_STATUS_OKAY_OR(DT_NODELABEL(pll2r), freq, 0))
/hal_renesas-latest/zephyr/ra/ra_cfg/fsp_cfg/bsp/ra8m1/
Dbsp_clock_cfg.h44 #define BSP_CFG_PLL1P_FREQUENCY_HZ (RA_CGC_PROP_HAS_STATUS_OKAY_OR(DT_NODELABEL(pllp), freq, 0))
46 #define BSP_CFG_PLL1Q_FREQUENCY_HZ (RA_CGC_PROP_HAS_STATUS_OKAY_OR(DT_NODELABEL(pllq), freq, 0))
48 #define BSP_CFG_PLL1R_FREQUENCY_HZ (RA_CGC_PROP_HAS_STATUS_OKAY_OR(DT_NODELABEL(pllr), freq, 0))
62 #define BSP_CFG_PLL2P_FREQUENCY_HZ (RA_CGC_PROP_HAS_STATUS_OKAY_OR(DT_NODELABEL(pll2p), freq, 0))
64 #define BSP_CFG_PLL2Q_FREQUENCY_HZ (RA_CGC_PROP_HAS_STATUS_OKAY_OR(DT_NODELABEL(pll2q), freq, 0))
66 #define BSP_CFG_PLL2R_FREQUENCY_HZ (RA_CGC_PROP_HAS_STATUS_OKAY_OR(DT_NODELABEL(pll2r), freq, 0))
/hal_renesas-latest/smartbond/da1469x_hal/
Dda1469x_clock.c451 uint32_t freq; in da1469x_clock_lp_rc32k_calibrate() local
461 freq = 0; in da1469x_clock_lp_rc32k_calibrate()
469 freq_prev = freq; in da1469x_clock_lp_rc32k_calibrate()
472 freq = da1469x_clock_calibrate(0, 1); in da1469x_clock_lp_rc32k_calibrate()
474 freq_delta = freq - RC32K_TARGET_FREQ; in da1469x_clock_lp_rc32k_calibrate()
479 freq = freq_prev; in da1469x_clock_lp_rc32k_calibrate()
482 } else if (freq > RC32K_TARGET_FREQ) { in da1469x_clock_lp_rc32k_calibrate()
490 } else if (freq < RC32K_TARGET_FREQ) { in da1469x_clock_lp_rc32k_calibrate()
503 g_mcu_clock_rc32k_freq = freq; in da1469x_clock_lp_rc32k_calibrate()
/hal_renesas-latest/smartbond/cmac/
Dshm.c246 cmac_request_lp_clock_freq_set(uint32_t freq) in cmac_request_lp_clock_freq_set() argument
249 if (g_cmac_shm.ctrl->lp_clock_freq == freq) { in cmac_request_lp_clock_freq_set()
254 g_cmac_shm.ctrl->lp_clock_freq = freq; in cmac_request_lp_clock_freq_set()
Dshm.h143 void cmac_request_lp_clock_freq_set(uint32_t freq);