Home
last modified time | relevance | path

Searched refs:R_GPT0_BASE (Results 1 – 22 of 22) sorted by relevance

/hal_renesas-latest/drivers/rz/fsp/src/rzn/bsp/mcu/rzn2l/
Dbsp_feature.h242 #define BSP_FEATURE_GPT_LLPP_BASE_ADDRESS (R_GPT0_BASE)
244 #define BSP_FEATURE_GPT_LLPP_CHANNEL_ADDRESS_OFFSET (R_GPT1_BASE - R_GPT0_BASE)
/hal_renesas-latest/drivers/rz/fsp/src/rzg/bsp/cmsis/Device/RENESAS/Include/R9A08G045S/iodefines/
Dgpt_iodefine.h645 #define R_GPT0_BASE 0x40048000 macro
658 #define R_GPT0 ((R_GPT0_Type *) R_GPT0_BASE)
/hal_renesas-latest/drivers/ra/fsp/src/bsp/cmsis/Device/RENESAS/Include/
DR7FA2L1AB.h12261 #define R_GPT0_BASE 0x40078000UL macro
12363 #define R_GPT0 ((R_GPT0_Type *) R_GPT0_BASE)
DR7FA2A1AB.h13599 #define R_GPT0_BASE 0x40078000UL macro
13712 #define R_GPT0 ((R_GPT0_Type *) R_GPT0_BASE)
DR7FA4E10D.h13465 #define R_GPT0_BASE 0x40169000UL macro
13576 #define R_GPT0 ((R_GPT0_Type *) R_GPT0_BASE)
DR7FA4W1AD.h13573 #define R_GPT0_BASE 0x40078000UL macro
13687 #define R_GPT0 ((R_GPT0_Type *) R_GPT0_BASE)
DR7FA4M1AB.h13737 #define R_GPT0_BASE 0x40078000UL macro
13852 #define R_GPT0 ((R_GPT0_Type *) R_GPT0_BASE)
DR7FA4M2AD.h14457 #define R_GPT0_BASE 0x40169000UL macro
14575 #define R_GPT0 ((R_GPT0_Type *) R_GPT0_BASE)
DR7FA4M3AF.h14560 #define R_GPT0_BASE 0x40169000UL macro
14679 #define R_GPT0 ((R_GPT0_Type *) R_GPT0_BASE)
DR7FA4E2B9.h15780 #define R_GPT0_BASE 0x40169000UL macro
15900 #define R_GPT0 ((R_GPT0_Type *) R_GPT0_BASE)
DR7FA6E10F.h14944 #define R_GPT0_BASE 0x40169000UL macro
15061 #define R_GPT0 ((R_GPT0_Type *) R_GPT0_BASE)
DR7FA6M1AD.h15263 #define R_GPT0_BASE 0x40078000UL macro
15390 #define R_GPT0 ((R_GPT0_Type *) R_GPT0_BASE)
DR7FA6E2BB.h15984 #define R_GPT0_BASE 0x40169000UL macro
16105 #define R_GPT0 ((R_GPT0_Type *) R_GPT0_BASE)
DR7FA6M4AF.h16637 #define R_GPT0_BASE 0x40169000UL macro
16760 #define R_GPT0 ((R_GPT0_Type *) R_GPT0_BASE)
DR7FA4L1BD.h17305 #define R_GPT0_BASE 0x40169000UL macro
17434 #define R_GPT0 ((R_GPT0_Type *) R_GPT0_BASE)
DR7FA6M2AF.h17246 #define R_GPT0_BASE 0x40078000UL macro
17378 #define R_GPT0 ((R_GPT0_Type *) R_GPT0_BASE)
DR7FA6M3AH.h19911 #define R_GPT0_BASE 0x40078000UL macro
20049 #define R_GPT0 ((R_GPT0_Type *) R_GPT0_BASE)
DR7FA6M5BH.h19252 #define R_GPT0_BASE 0x40169000UL macro
19377 #define R_GPT0 ((R_GPT0_Type *) R_GPT0_BASE)
DR7FA8T1AH.h20099 #define R_GPT0_BASE (0x40322000UL + BASE_NS_OFFSET) macro
20241 #define R_GPT0 ((R_GPT0_Type *) R_GPT0_BASE)
DR7FA8M1AH.h22068 #define R_GPT0_BASE (0x40322000UL + BASE_NS_OFFSET) macro
22213 #define R_GPT0 ((R_GPT0_Type *) R_GPT0_BASE)
DR7FA8D1BH.h29915 #define R_GPT0_BASE (0x40322000UL + BASE_NS_OFFSET) macro
30064 #define R_GPT0 ((R_GPT0_Type *) R_GPT0_BASE)
/hal_renesas-latest/drivers/rz/fsp/src/rzn/bsp/cmsis/Device/RENESAS/Include/
DR9A07G084.h30776 #define R_GPT0_BASE 0x90002000UL macro
30896 #define R_GPT0 ((R_GPT0_Type *) R_GPT0_BASE)