Home
last modified time | relevance | path

Searched refs:DMBWR (Results 1 – 18 of 18) sorted by relevance

/hal_renesas-latest/drivers/ra/fsp/src/r_ospi_b/
Dr_ospi_b.c490 p_dma_reg->DMBWR = R_DMAC0_DMBWR_BWE_Msk; in R_OSPI_B_Write()
518 p_dma_reg->DMBWR = 0U; in R_OSPI_B_Write()
/hal_renesas-latest/drivers/ra/fsp/src/bsp/cmsis/Device/RENESAS/Include/
DR7FA4E10D.h4665 …__IOM uint8_t DMBWR; /*!< (@ 0x00000030) DMA Bufferable Write Enable Register … member
DR7FA4W1AD.h4870 …__IOM uint8_t DMBWR; /*!< (@ 0x00000030) DMA Bufferable Write Enable Register … member
DR7FA4M1AB.h4870 …__IOM uint8_t DMBWR; /*!< (@ 0x00000030) DMA Bufferable Write Enable Register … member
DR7FA4M2AD.h4908 …__IOM uint8_t DMBWR; /*!< (@ 0x00000030) DMA Bufferable Write Enable Register … member
DR7FA4M3AF.h4908 …__IOM uint8_t DMBWR; /*!< (@ 0x00000030) DMA Bufferable Write Enable Register … member
DR7FA4E2B9.h5278 …__IOM uint8_t DMBWR; /*!< (@ 0x00000030) DMA Bufferable Write Enable Register … member
DR7FA6E10F.h4665 …__IOM uint8_t DMBWR; /*!< (@ 0x00000030) DMA Bufferable Write Enable Register … member
DR7FA6M1AD.h4824 …__IOM uint8_t DMBWR; /*!< (@ 0x00000030) DMA Bufferable Write Enable Register … member
DR7FA6E2BB.h5278 …__IOM uint8_t DMBWR; /*!< (@ 0x00000030) DMA Bufferable Write Enable Register … member
DR7FA6M4AF.h4943 …__IOM uint8_t DMBWR; /*!< (@ 0x00000030) DMA Bufferable Write Enable Register … member
DR7FA4L1BD.h6217 …__IOM uint8_t DMBWR; /*!< (@ 0x00000030) DMA Bufferable Write Enable Register … member
DR7FA6M2AF.h4824 …__IOM uint8_t DMBWR; /*!< (@ 0x00000030) DMA Bufferable Write Enable Register … member
DR7FA6M3AH.h5734 …__IOM uint8_t DMBWR; /*!< (@ 0x00000030) DMA Bufferable Write Enable Register … member
DR7FA6M5BH.h6068 …__IOM uint8_t DMBWR; /*!< (@ 0x00000030) DMA Bufferable Write Enable Register … member
DR7FA8T1AH.h5748 …__IOM uint8_t DMBWR; /*!< (@ 0x00000030) DMA Bufferable Write Enable Register … member
DR7FA8M1AH.h5783 …__IOM uint8_t DMBWR; /*!< (@ 0x00000030) DMA Bufferable Write Enable Register … member
DR7FA8D1BH.h6609 …__IOM uint8_t DMBWR; /*!< (@ 0x00000030) DMA Bufferable Write Enable Register … member