Home
last modified time | relevance | path

Searched refs:DIVSELXSPI0 (Results 1 – 2 of 2) sorted by relevance

/hal_renesas-latest/zephyr/rz/portable/rzn/
Dbsp_common.h662 … clock_hz = g_bsp_system_clock_select_xspi_clk[fselxspi0][R_SYSC_NS->SCKCR_b.DIVSELXSPI0]; in R_FSP_SystemClockHzGet()
/hal_renesas-latest/drivers/rz/fsp/src/rzn/bsp/cmsis/Device/RENESAS/Include/
DR9A07G084.h25754 …__IOM uint32_t DIVSELXSPI0 : 1; /*!< [6..6] Select the base clock to generate serial clock for xS… member