Home
last modified time | relevance | path

Searched refs:BSP_CFG_SEL_SDHI0_SET_SOURCE (Results 1 – 2 of 2) sorted by relevance

/hal_renesas-latest/zephyr/rz/rz_cfg/fsp_cfg/bsp/rzg3s/
Dbsp_clock_cfg.h23 #define BSP_CFG_SEL_SDHI0_SET_SOURCE (BSP_CLOCKS_SOURCE_CLOCK_PLL2_266) … macro
/hal_renesas-latest/drivers/rz/fsp/src/rzg/bsp/mcu/all/
Dbsp_clocks.c242 …setting_value = (uint32_t) ((BSP_CFG_SEL_SDHI0_SET_SOURCE << R_CPG_CPG_SDHI_DSEL_SEL_SDHI0_SET_Pos… in bsp_clock_freq_init_cfg()
301 #if defined(BSP_CFG_SEL_SDHI0_SET_SOURCE) in bsp_prv_clock_selector_set()