Home
last modified time | relevance | path

Searched refs:S_INTR_5_SEL_REG (Results 1 – 2 of 2) sorted by relevance

/hal_quicklogic-3.7.0/HAL/src/
Deoss3_hal_gpio.c83 IO_MUX->S_INTR_5_SEL_REG = 1; in HAL_GPIO_IntrCfg()
87 IO_MUX->S_INTR_5_SEL_REG = 2; in HAL_GPIO_IntrCfg()
119 IO_MUX->S_INTR_5_SEL_REG = 4; in HAL_GPIO_IntrCfg()
135 IO_MUX->S_INTR_5_SEL_REG = 5; in HAL_GPIO_IntrCfg()
/hal_quicklogic-3.7.0/HAL/inc/
Deoss3_dev.h476 __IO uint32_t S_INTR_5_SEL_REG; /* Address offset: 0x150 */ member