Home
last modified time | relevance | path

Searched refs:flexioBase (Results 1 – 7 of 7) sorted by relevance

/hal_openisa-latest/vega_sdk_riscv/devices/RV32M1/drivers/
Dfsl_flexio_i2c_master.c80 return FLEXIO_GetInstance(base->flexioBase); in FLEXIO_I2C_GetInstance()
130 while (!((FLEXIO_GetShifterStatusFlags(base->flexioBase) & (1U << base->shifterIndex[0])))) in FLEXIO_I2C_MasterTransferInitStateMachine()
154 FLEXIO_ClearShifterErrorFlags(base->flexioBase, 1U << base->shifterIndex[1]); in FLEXIO_I2C_MasterTransferRunStateMachine()
205 … while (!((FLEXIO_GetShifterStatusFlags(base->flexioBase) & (1U << base->shifterIndex[0])))) in FLEXIO_I2C_MasterTransferRunStateMachine()
274 … while (!((FLEXIO_GetShifterStatusFlags(base->flexioBase) & (1U << base->shifterIndex[0])))) in FLEXIO_I2C_MasterTransferRunStateMachine()
311 … while (!((FLEXIO_GetShifterStatusFlags(base->flexioBase) & (1U << base->shifterIndex[0])))) in FLEXIO_I2C_MasterTransferRunStateMachine()
367 FLEXIO_Reset(base->flexioBase); in FLEXIO_I2C_MasterInit()
381 FLEXIO_SetShifterConfig(base->flexioBase, base->shifterIndex[0], &shifterConfig); in FLEXIO_I2C_MasterInit()
394 FLEXIO_SetShifterConfig(base->flexioBase, base->shifterIndex[1], &shifterConfig); in FLEXIO_I2C_MasterInit()
423 FLEXIO_SetTimerConfig(base->flexioBase, base->timerIndex[0], &timerConfig); in FLEXIO_I2C_MasterInit()
[all …]
Dfsl_flexio_uart.c59 return FLEXIO_GetInstance(base->flexioBase); in FLEXIO_UART_GetInstance()
115 FLEXIO_Reset(base->flexioBase); in FLEXIO_UART_Init()
118 ctrlReg = base->flexioBase->CTRL; in FLEXIO_UART_Init()
127 base->flexioBase->CTRL = ctrlReg; in FLEXIO_UART_Init()
141 FLEXIO_SetShifterConfig(base->flexioBase, base->shifterIndex[0], &shifterConfig); in FLEXIO_UART_Init()
172 FLEXIO_SetTimerConfig(base->flexioBase, base->timerIndex[0], &timerConfig); in FLEXIO_UART_Init()
185 FLEXIO_SetShifterConfig(base->flexioBase, base->shifterIndex[1], &shifterConfig); in FLEXIO_UART_Init()
205 FLEXIO_SetTimerConfig(base->flexioBase, base->timerIndex[1], &timerConfig); in FLEXIO_UART_Init()
239 FLEXIO_EnableShifterStatusInterrupts(base->flexioBase, 1U << base->shifterIndex[0]); in FLEXIO_UART_EnableInterrupts()
243 FLEXIO_EnableShifterStatusInterrupts(base->flexioBase, 1U << base->shifterIndex[1]); in FLEXIO_UART_EnableInterrupts()
[all …]
Dfsl_flexio_spi.c68 return FLEXIO_GetInstance(base->flexioBase); in FLEXIO_SPI_GetInstance()
163 ctrlReg = base->flexioBase->CTRL; in FLEXIO_SPI_MasterInit()
172 base->flexioBase->CTRL = ctrlReg; in FLEXIO_SPI_MasterInit()
195 FLEXIO_SetShifterConfig(base->flexioBase, base->shifterIndex[0], &shifterConfig); in FLEXIO_SPI_MasterInit()
215 FLEXIO_SetShifterConfig(base->flexioBase, base->shifterIndex[1], &shifterConfig); in FLEXIO_SPI_MasterInit()
241 FLEXIO_SetTimerConfig(base->flexioBase, base->timerIndex[0], &timerConfig); in FLEXIO_SPI_MasterInit()
261 FLEXIO_SetTimerConfig(base->flexioBase, base->timerIndex[1], &timerConfig); in FLEXIO_SPI_MasterInit()
309 ctrlReg = base->flexioBase->CTRL; in FLEXIO_SPI_SlaveInit()
318 base->flexioBase->CTRL = ctrlReg; in FLEXIO_SPI_SlaveInit()
340 FLEXIO_SetShifterConfig(base->flexioBase, base->shifterIndex[0], &shifterConfig); in FLEXIO_SPI_SlaveInit()
[all …]
Dfsl_flexio_spi.h100 FLEXIO_Type *flexioBase; /*!< FlexIO base pointer. */ member
394 return FLEXIO_GetShifterBufferAddress(base->flexioBase, kFLEXIO_ShifterBufferBitSwapped, in FLEXIO_SPI_GetTxDataRegisterAddress()
400 …return FLEXIO_GetShifterBufferAddress(base->flexioBase, kFLEXIO_ShifterBuffer, base->shifterIndex[… in FLEXIO_SPI_GetTxDataRegisterAddress()
418 …return FLEXIO_GetShifterBufferAddress(base->flexioBase, kFLEXIO_ShifterBufferBitSwapped, base->shi… in FLEXIO_SPI_GetRxDataRegisterAddress()
422 …return FLEXIO_GetShifterBufferAddress(base->flexioBase, kFLEXIO_ShifterBuffer, base->shifterIndex[… in FLEXIO_SPI_GetRxDataRegisterAddress()
443 base->flexioBase->CTRL |= FLEXIO_CTRL_FLEXEN_MASK; in FLEXIO_SPI_Enable()
447 base->flexioBase->CTRL &= ~FLEXIO_CTRL_FLEXEN_MASK; in FLEXIO_SPI_Enable()
475 base->flexioBase->SHIFTBUFBBS[base->shifterIndex[0]] = data; in FLEXIO_SPI_WriteData()
479 base->flexioBase->SHIFTBUF[base->shifterIndex[0]] = data; in FLEXIO_SPI_WriteData()
497 return base->flexioBase->SHIFTBUFBIS[base->shifterIndex[1]]; in FLEXIO_SPI_ReadData()
[all …]
Dfsl_flexio_uart.h69 FLEXIO_Type *flexioBase; /*!< FlexIO base pointer. */ member
267 …return FLEXIO_GetShifterBufferAddress(base->flexioBase, kFLEXIO_ShifterBuffer, base->shifterIndex[… in FLEXIO_UART_GetTxDataRegisterAddress()
280 …return FLEXIO_GetShifterBufferAddress(base->flexioBase, kFLEXIO_ShifterBufferByteSwapped, base->sh… in FLEXIO_UART_GetRxDataRegisterAddress()
293 FLEXIO_EnableShifterStatusDMA(base->flexioBase, 1 << base->shifterIndex[0], enable); in FLEXIO_UART_EnableTxDMA()
306 FLEXIO_EnableShifterStatusDMA(base->flexioBase, 1 << base->shifterIndex[1], enable); in FLEXIO_UART_EnableRxDMA()
326 base->flexioBase->CTRL |= FLEXIO_CTRL_FLEXEN_MASK; in FLEXIO_UART_Enable()
330 base->flexioBase->CTRL &= ~FLEXIO_CTRL_FLEXEN_MASK; in FLEXIO_UART_Enable()
346 base->flexioBase->SHIFTBUF[base->shifterIndex[0]] = *buffer; in FLEXIO_UART_WriteByte()
360 *buffer = base->flexioBase->SHIFTBUFBYS[base->shifterIndex[1]]; in FLEXIO_UART_ReadByte()
Dfsl_flexio_i2c_master.h62 FLEXIO_Type *flexioBase; /*!< FlexIO base pointer. */ member
186 base->flexioBase->CTRL |= FLEXIO_CTRL_FLEXEN_MASK; in FLEXIO_I2C_MasterEnable()
190 base->flexioBase->CTRL &= ~FLEXIO_CTRL_FLEXEN_MASK; in FLEXIO_I2C_MasterEnable()
334 base->flexioBase->SHIFTBUFBBS[base->shifterIndex[0]] = data; in FLEXIO_I2C_MasterWriteByte()
348 return base->flexioBase->SHIFTBUFBIS[base->shifterIndex[1]]; in FLEXIO_I2C_MasterReadByte()
Dfsl_flexio_spi_edma.c288 uint16_t timerCmp = base->flexioBase->TIMCMP[base->timerIndex[0]]; in FLEXIO_SPI_MasterTransferEDMA()
320 base->flexioBase->TIMCMP[base->timerIndex[0]] = dataMode; in FLEXIO_SPI_MasterTransferEDMA()
405 base->flexioBase->TIMCMP[base->timerIndex[0]] = dataMode; in FLEXIO_SPI_SlaveTransferEDMA()