Home
last modified time | relevance | path

Searched refs:ZLL_SAM_MATCH_SAP0_ADDR_PRESENT_MASK (Results 1 – 2 of 2) sorted by relevance

/hal_openisa-latest/vega_sdk_riscv/devices/RV32M1/
DRV32M1_ri5cy.h32498 #define ZLL_SAM_MATCH_SAP0_ADDR_PRESENT_MASK (0x80U) macro
32500 …(((uint32_t)(x)) << ZLL_SAM_MATCH_SAP0_ADDR_PRESENT_SHIFT)) & ZLL_SAM_MATCH_SAP0_ADDR_PRESENT_MASK)
DRV32M1_zero_riscy.h32332 #define ZLL_SAM_MATCH_SAP0_ADDR_PRESENT_MASK (0x80U) macro
32334 …(((uint32_t)(x)) << ZLL_SAM_MATCH_SAP0_ADDR_PRESENT_SHIFT)) & ZLL_SAM_MATCH_SAP0_ADDR_PRESENT_MASK)