Home
last modified time | relevance | path

Searched refs:ZLL_PHY_CTRL_TMR3CMP_EN_MASK (Results 1 – 2 of 2) sorted by relevance

/hal_openisa-latest/vega_sdk_riscv/devices/RV32M1/
DRV32M1_ri5cy.h31985 #define ZLL_PHY_CTRL_TMR3CMP_EN_MASK (0x400000U) macro
31991 … (((uint32_t)(((uint32_t)(x)) << ZLL_PHY_CTRL_TMR3CMP_EN_SHIFT)) & ZLL_PHY_CTRL_TMR3CMP_EN_MASK)
DRV32M1_zero_riscy.h31819 #define ZLL_PHY_CTRL_TMR3CMP_EN_MASK (0x400000U) macro
31825 … (((uint32_t)(((uint32_t)(x)) << ZLL_PHY_CTRL_TMR3CMP_EN_SHIFT)) & ZLL_PHY_CTRL_TMR3CMP_EN_MASK)