Home
last modified time | relevance | path

Searched refs:ZLL_IRQSTS_TMR2MSK_MASK (Results 1 – 2 of 2) sorted by relevance

/hal_openisa-latest/vega_sdk_riscv/devices/RV32M1/
DRV32M1_ri5cy.h31829 #define ZLL_IRQSTS_TMR2MSK_MASK (0x200000U) macro
31835 … (((uint32_t)(((uint32_t)(x)) << ZLL_IRQSTS_TMR2MSK_SHIFT)) & ZLL_IRQSTS_TMR2MSK_MASK)
DRV32M1_zero_riscy.h31663 #define ZLL_IRQSTS_TMR2MSK_MASK (0x200000U) macro
31669 … (((uint32_t)(((uint32_t)(x)) << ZLL_IRQSTS_TMR2MSK_SHIFT)) & ZLL_IRQSTS_TMR2MSK_MASK)