Home
last modified time | relevance | path

Searched refs:XRDC_HWCFG2_PIDP3_MASK (Results 1 – 2 of 2) sorted by relevance

/hal_openisa-latest/vega_sdk_riscv/devices/RV32M1/
DRV32M1_ri5cy.h23385 #define XRDC_HWCFG2_PIDP3_MASK (0x8U) macro
23391 … (((uint32_t)(((uint32_t)(x)) << XRDC_HWCFG2_PIDP3_SHIFT)) & XRDC_HWCFG2_PIDP3_MASK)
DRV32M1_zero_riscy.h30917 #define XRDC_HWCFG2_PIDP3_MASK (0x8U) macro
30923 … (((uint32_t)(((uint32_t)(x)) << XRDC_HWCFG2_PIDP3_SHIFT)) & XRDC_HWCFG2_PIDP3_MASK)