Home
last modified time | relevance | path

Searched refs:XCVR_PHY_PHY_FSK_MISC_FORCE_AA (Results 1 – 11 of 11) sorted by relevance

/hal_openisa-latest/vega_sdk_riscv/middleware/wireless/framework/XCVR/RV32M1/cfgs_rv32m1/
Dfsl_xcvr_ant_config.c76 .phy_fsk_misc = XCVR_PHY_PHY_FSK_MISC_FORCE_AA(0) |
102 .phy_fsk_misc = XCVR_PHY_PHY_FSK_MISC_FORCE_AA(0) |
Dfsl_xcvr_ble_config.c67 .phy_fsk_misc = XCVR_PHY_PHY_FSK_MISC_FORCE_AA(0) |
Dfsl_xcvr_gfsk_bt_0p5_h_1p0_config.c64 .phy_fsk_misc = XCVR_PHY_PHY_FSK_MISC_FORCE_AA(0) |
Dfsl_xcvr_gfsk_bt_0p5_h_0p7_config.c64 .phy_fsk_misc = XCVR_PHY_PHY_FSK_MISC_FORCE_AA(0) |
Dfsl_xcvr_gfsk_bt_0p7_h_0p5_config.c66 .phy_fsk_misc = XCVR_PHY_PHY_FSK_MISC_FORCE_AA(0) |
Dfsl_xcvr_msk_config.c65 .phy_fsk_misc = XCVR_PHY_PHY_FSK_MISC_FORCE_AA(0) |
Dfsl_xcvr_gfsk_bt_0p5_h_0p5_config.c65 .phy_fsk_misc = XCVR_PHY_PHY_FSK_MISC_FORCE_AA(0) |
Dfsl_xcvr_gfsk_bt_0p3_h_0p5_config.c65 .phy_fsk_misc = XCVR_PHY_PHY_FSK_MISC_FORCE_AA(0) |
Dfsl_xcvr_gfsk_bt_0p5_h_0p32_config.c65 .phy_fsk_misc = XCVR_PHY_PHY_FSK_MISC_FORCE_AA(0) |
/hal_openisa-latest/vega_sdk_riscv/devices/RV32M1/
DRV32M1_ri5cy.h26542 #define XCVR_PHY_PHY_FSK_MISC_FORCE_AA(x) (((uint32_t)(((uint32_t)(x)) << XCVR_PHY_PHY_FSK_M… macro
DRV32M1_zero_riscy.h25698 #define XCVR_PHY_PHY_FSK_MISC_FORCE_AA(x) (((uint32_t)(((uint32_t)(x)) << XCVR_PHY_PHY_FSK_M… macro