Home
last modified time | relevance | path

Searched refs:USDHC_SYS_CTRL_SDCLKFS_MASK (Results 1 – 3 of 3) sorted by relevance

/hal_openisa-latest/vega_sdk_riscv/devices/RV32M1/drivers/
Dfsl_usdhc.c824 uint32_t maxClKFS = ((USDHC_SYS_CTRL_SDCLKFS_MASK >> USDHC_SYS_CTRL_SDCLKFS_SHIFT) + 1U); in USDHC_SetSdClock()
901 sysctl &= ~(USDHC_SYS_CTRL_DVS_MASK | USDHC_SYS_CTRL_SDCLKFS_MASK); in USDHC_SetSdClock()
/hal_openisa-latest/vega_sdk_riscv/devices/RV32M1/
DRV32M1_ri5cy.h22097 #define USDHC_SYS_CTRL_SDCLKFS_MASK (0xFF00U) macro
22099 … (((uint32_t)(((uint32_t)(x)) << USDHC_SYS_CTRL_SDCLKFS_SHIFT)) & USDHC_SYS_CTRL_SDCLKFS_MASK)
DRV32M1_zero_riscy.h22925 #define USDHC_SYS_CTRL_SDCLKFS_MASK (0xFF00U) macro
22927 … (((uint32_t)(((uint32_t)(x)) << USDHC_SYS_CTRL_SDCLKFS_SHIFT)) & USDHC_SYS_CTRL_SDCLKFS_MASK)