Home
last modified time | relevance | path

Searched refs:TPM_SC_CMOD_MASK (Results 1 – 4 of 4) sorted by relevance

/hal_openisa-latest/vega_sdk_riscv/devices/RV32M1/drivers/
Dfsl_tpm.h561 reg &= ~(TPM_SC_CMOD_MASK); in TPM_StartTimer()
574 base->SC &= ~(TPM_SC_CMOD_MASK); in TPM_StopTimer()
577 while (base->SC & TPM_SC_CMOD_MASK) in TPM_StopTimer()
Dfsl_tpm.c102 base->SC &= ~TPM_SC_CMOD_MASK; in TPM_Deinit()
/hal_openisa-latest/vega_sdk_riscv/devices/RV32M1/
DRV32M1_ri5cy.h19354 #define TPM_SC_CMOD_MASK (0x18U) macro
19362 …) (((uint32_t)(((uint32_t)(x)) << TPM_SC_CMOD_SHIFT)) & TPM_SC_CMOD_MASK)
DRV32M1_zero_riscy.h20182 #define TPM_SC_CMOD_MASK (0x18U) macro
20190 …) (((uint32_t)(((uint32_t)(x)) << TPM_SC_CMOD_SHIFT)) & TPM_SC_CMOD_MASK)