Home
last modified time | relevance | path

Searched refs:SMC_SSRS_CORE1_MASK (Results 1 – 2 of 2) sorted by relevance

/hal_openisa-latest/vega_sdk_riscv/devices/RV32M1/
DRV32M1_ri5cy.h18422 #define SMC_SSRS_CORE1_MASK (0x20000U) macro
18428 … (((uint32_t)(((uint32_t)(x)) << SMC_SSRS_CORE1_SHIFT)) & SMC_SSRS_CORE1_MASK)
DRV32M1_zero_riscy.h19250 #define SMC_SSRS_CORE1_MASK (0x20000U) macro
19256 … (((uint32_t)(((uint32_t)(x)) << SMC_SSRS_CORE1_SHIFT)) & SMC_SSRS_CORE1_MASK)