Home
last modified time | relevance | path

Searched refs:SIM_MISC2_SYSTICK_CLK_EN_MASK (Results 1 – 3 of 3) sorted by relevance

/hal_openisa-latest/vega_sdk_riscv/devices/RV32M1/drivers/
Dfsl_sim.h134 SIM->MISC2 &= ~SIM_MISC2_SYSTICK_CLK_EN_MASK; /* Clear to enable. */ in SIM_EnableSystickClock()
138 SIM->MISC2 |= SIM_MISC2_SYSTICK_CLK_EN_MASK; /* Set to disable. */ in SIM_EnableSystickClock()
/hal_openisa-latest/vega_sdk_riscv/devices/RV32M1/
DRV32M1_ri5cy.h17984 #define SIM_MISC2_SYSTICK_CLK_EN_MASK (0x1U) macro
17990 … (((uint32_t)(((uint32_t)(x)) << SIM_MISC2_SYSTICK_CLK_EN_SHIFT)) & SIM_MISC2_SYSTICK_CLK_EN_MASK)
DRV32M1_zero_riscy.h18812 #define SIM_MISC2_SYSTICK_CLK_EN_MASK (0x1U) macro
18818 … (((uint32_t)(((uint32_t)(x)) << SIM_MISC2_SYSTICK_CLK_EN_SHIFT)) & SIM_MISC2_SYSTICK_CLK_EN_MASK)