Home
last modified time | relevance | path

Searched refs:SCG_SOSCCSR_SOSCERR_MASK (Results 1 – 4 of 4) sorted by relevance

/hal_openisa-latest/vega_sdk_riscv/devices/RV32M1/drivers/
Dfsl_clock.h1174 return (bool)(SCG->SOSCCSR & SCG_SOSCCSR_SOSCERR_MASK); in CLOCK_IsSysOscErr()
1182 SCG->SOSCCSR |= SCG_SOSCCSR_SOSCERR_MASK; in CLOCK_ClearSysOscErr()
Dfsl_clock.c375 SCG->SOSCCSR = SCG_SOSCCSR_SOSCERR_MASK; in CLOCK_DeinitSysOsc()
/hal_openisa-latest/vega_sdk_riscv/devices/RV32M1/
DRV32M1_ri5cy.h16731 #define SCG_SOSCCSR_SOSCERR_MASK (0x4000000U) macro
16737 … (((uint32_t)(((uint32_t)(x)) << SCG_SOSCCSR_SOSCERR_SHIFT)) & SCG_SOSCCSR_SOSCERR_MASK)
DRV32M1_zero_riscy.h17559 #define SCG_SOSCCSR_SOSCERR_MASK (0x4000000U) macro
17565 … (((uint32_t)(((uint32_t)(x)) << SCG_SOSCCSR_SOSCERR_SHIFT)) & SCG_SOSCCSR_SOSCERR_MASK)