Home
last modified time | relevance | path

Searched refs:SCG_ROSCCSR_LK_MASK (Results 1 – 2 of 2) sorted by relevance

/hal_openisa-latest/vega_sdk_riscv/devices/RV32M1/
DRV32M1_ri5cy.h17065 #define SCG_ROSCCSR_LK_MASK (0x800000U) macro
17071 … (((uint32_t)(((uint32_t)(x)) << SCG_ROSCCSR_LK_SHIFT)) & SCG_ROSCCSR_LK_MASK)
DRV32M1_zero_riscy.h17893 #define SCG_ROSCCSR_LK_MASK (0x800000U) macro
17899 … (((uint32_t)(((uint32_t)(x)) << SCG_ROSCCSR_LK_SHIFT)) & SCG_ROSCCSR_LK_MASK)