Home
last modified time | relevance | path

Searched refs:SCG_PARAM_DIVPRES_MASK (Results 1 – 2 of 2) sorted by relevance

/hal_openisa-latest/vega_sdk_riscv/devices/RV32M1/
DRV32M1_ri5cy.h16240 #define SCG_PARAM_DIVPRES_MASK (0xF8000000U) macro
16248 … (((uint32_t)(((uint32_t)(x)) << SCG_PARAM_DIVPRES_SHIFT)) & SCG_PARAM_DIVPRES_MASK)
DRV32M1_zero_riscy.h17068 #define SCG_PARAM_DIVPRES_MASK (0xF8000000U) macro
17076 … (((uint32_t)(((uint32_t)(x)) << SCG_PARAM_DIVPRES_SHIFT)) & SCG_PARAM_DIVPRES_MASK)