Home
last modified time | relevance | path

Searched refs:SCG_LPFLLCSR_LPFLLERR_MASK (Results 1 – 3 of 3) sorted by relevance

/hal_openisa-latest/vega_sdk_riscv/devices/RV32M1/drivers/
Dfsl_clock.c704 if (SCG->LPFLLCSR & SCG_LPFLLCSR_LPFLLERR_MASK) in CLOCK_InitLpFll()
745 SCG->LPFLLCSR = SCG_LPFLLCSR_LPFLLERR_MASK; in CLOCK_DeinitLpFll()
/hal_openisa-latest/vega_sdk_riscv/devices/RV32M1/
DRV32M1_ri5cy.h17167 #define SCG_LPFLLCSR_LPFLLERR_MASK (0x4000000U) macro
17173 … (((uint32_t)(((uint32_t)(x)) << SCG_LPFLLCSR_LPFLLERR_SHIFT)) & SCG_LPFLLCSR_LPFLLERR_MASK)
DRV32M1_zero_riscy.h17995 #define SCG_LPFLLCSR_LPFLLERR_MASK (0x4000000U) macro
18001 … (((uint32_t)(((uint32_t)(x)) << SCG_LPFLLCSR_LPFLLERR_SHIFT)) & SCG_LPFLLCSR_LPFLLERR_MASK)