Home
last modified time | relevance | path

Searched refs:SCG_FIRCTCFG_TRIMSRC_MASK (Results 1 – 2 of 2) sorted by relevance

/hal_openisa-latest/vega_sdk_riscv/devices/RV32M1/
DRV32M1_ri5cy.h17015 #define SCG_FIRCTCFG_TRIMSRC_MASK (0x3U) macro
17023 … (((uint32_t)(((uint32_t)(x)) << SCG_FIRCTCFG_TRIMSRC_SHIFT)) & SCG_FIRCTCFG_TRIMSRC_MASK)
DRV32M1_zero_riscy.h17843 #define SCG_FIRCTCFG_TRIMSRC_MASK (0x3U) macro
17851 … (((uint32_t)(((uint32_t)(x)) << SCG_FIRCTCFG_TRIMSRC_SHIFT)) & SCG_FIRCTCFG_TRIMSRC_MASK)