Home
last modified time | relevance | path

Searched refs:SCG_FIRCCSR_FIRCSEL_MASK (Results 1 – 3 of 3) sorted by relevance

/hal_openisa-latest/vega_sdk_riscv/devices/RV32M1/drivers/
Dfsl_clock.c588 if (reg & SCG_FIRCCSR_FIRCSEL_MASK) in CLOCK_DeinitFirc()
/hal_openisa-latest/vega_sdk_riscv/devices/RV32M1/
DRV32M1_ri5cy.h16941 #define SCG_FIRCCSR_FIRCSEL_MASK (0x2000000U) macro
16947 … (((uint32_t)(((uint32_t)(x)) << SCG_FIRCCSR_FIRCSEL_SHIFT)) & SCG_FIRCCSR_FIRCSEL_MASK)
DRV32M1_zero_riscy.h17769 #define SCG_FIRCCSR_FIRCSEL_MASK (0x2000000U) macro
17775 … (((uint32_t)(((uint32_t)(x)) << SCG_FIRCCSR_FIRCSEL_SHIFT)) & SCG_FIRCCSR_FIRCSEL_MASK)