Home
last modified time | relevance | path

Searched refs:SCG_FIRCCSR_FIRCREGOFF_MASK (Results 1 – 3 of 3) sorted by relevance

/hal_openisa-latest/vega_sdk_riscv/devices/RV32M1/drivers/
Dfsl_clock.h643 kSCG_FircDisableRegulator = SCG_FIRCCSR_FIRCREGOFF_MASK /*!< Disable regulator. */
/hal_openisa-latest/vega_sdk_riscv/devices/RV32M1/
DRV32M1_ri5cy.h16906 #define SCG_FIRCCSR_FIRCREGOFF_MASK (0x8U) macro
16912 … (((uint32_t)(((uint32_t)(x)) << SCG_FIRCCSR_FIRCREGOFF_SHIFT)) & SCG_FIRCCSR_FIRCREGOFF_MASK)
DRV32M1_zero_riscy.h17734 #define SCG_FIRCCSR_FIRCREGOFF_MASK (0x8U) macro
17740 … (((uint32_t)(((uint32_t)(x)) << SCG_FIRCCSR_FIRCREGOFF_SHIFT)) & SCG_FIRCCSR_FIRCREGOFF_MASK)